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ABSTRACT
A bipolar fabrication service has been developed at -the
Rochester Institute of Technology to service students and_
faculty from the Microelectronic, Electrical and Computer
Engineering departments wanting to realize designed
integrated circuits. The fabrication technique combined
Implanted N-Well and double diffusion processes.
Phosphorous was implanted into a p-type substrate,
oxidized for eight hours and diffused in nitrogen for another
40 hours to create isolated n-wells. Devices were then
fabricated using a double diffusion process.
The CAD tool used for the service is the Integrated
Circuit Editor, ICE, which has campus wide accessibility
through the RIT VAX system. Designed standard cells include
resistors, bipolar and MOS transistors, a current mirror, a
differential amplifier, a Darlington circuit and an
operational amplifier. Full custom circuits can also be
designed using ICE. Maskmaking files generated from circuit
designs are sent to the Microelectronic Engineering
department for circuit fabrication, and the completed
circuits are returned to the designer for testing.
The RIT N-Well process has provided vertical NPN and PNP
transistors with common emitter current gains of 100 and 40
respectively, Early voltages greater than 50 volts, and
breakdown voltages higher than 15 volts. Differential
amplifiers and current mirrors have alos been successfully
designed, fabricated and tested.
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PREFACE
The RIT Bipolar Fabrication Service was established to
mirror a simple production operation from inital circuit:
design to circuit manufacturing to final testing. To
accomplish this task the project was separated into three
areas: formation of a standard cell design library,
fabrication process development and implementation of the
service (see figure A-l) . This breakdown aided in providing
a structure from which to start and finish the project.
The standard cell library was developed first and was
continuously enhanced as the project proceeded. The library
is a collection of simple circuit designs ranging from
discrete transistors to an operational amplifier. Since the
turn around time from design to test was limited to one RIT
quarter, the standard cell library eliminated some design
time by providing pre-assembled devices. The first cells
were resistors and discrete bipolar transistors, but with
each process iteration more cells were added to test the
fabrication process. Threre are over 50 cells in the library
and consist of several resistors, bipolar and MOS
transistors, and simple circuits.
The second phase of the project was the development of a
working fabrication process that would produce usable and
consistent results. To begin, the initial qualitative
process was assigned numbers, or rather processing
parameters. This process was then simuated with computer
viii
software and the results were analyzed using device physics
equations to find transistor parameters. The process was
repeatedly altered and simulated to obtain the desired
results. Once the process was formulated wafer processing
began. As processing was completed the actual device
parameters were obtained and process changes were made
accordingly until an acceptable process was established (see
figure A-2) .
The third step in the project was the service
implementation. This mainly consisted of documenting
everything in a simple form, but included writing every step
in the manufacturing process, collecting and organizing the
standard cell library and producing a users manual. The
users manual outlined design rules, processing steps, process
simulations, circuit simluations, CAD information, design
examples for the users and generally how the service worked.
(see figure A-3) .
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Figure A-2: Fabrication process breakdown
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Figure A-3: Implementation
(1)
CHAPTER 1: INTRODUCTION
As semiconductor devices and circuits become more
proliferate, circuit designers must become more familiar with
integrated circuit (IC) design. Correspondingly, IC .design
techniques must be available in the educational system. ; At
the Rochester Institute of Technology, Integrated Circuit
Editor (ICE) is VAX resident software used to design ICs and
is widely accessible across the campus. This allows users to
design simple circuits (SSI to MSI), have them fabricated in
the RIT Microelectronic Engineering Laboratories, and
returned for testing. There are several digital technologies
available at RIT (PMOS, NMOS, CMOS) but only one bipolar
(IIL) . This bipolar process is again digital, and does not
provide for electrical isolation. Thus, most analog circuits
are eliminated from this technology. As new IC manufacturing
processes are realized at RIT's Microelectronic Engineering
department, they can be used by other departments to enhance
the overall education provided within the university. This
is one of the major factors behind the creation of a bipolar
fabrication service at RIT. Circuits can be fabricated and
tested by the designers, which introduces an additional facet
to the traditional circuit design classes and associated
projects.
The initial idea, as seen by Dr. Lynn Fuller, was to
create a fabrication process for analog circuit designs. The
designs would be generated primarily by RIT students and
faculty from the Electrical, Microelectronic and Computer
(2)
Engineering departments using a simple CAD tool. The layouts
would be converted into masks and the circuits fabricated by
the RIT Microelectronic Engineering Factory using a triple
diffusion process. The process has no buried layer, but does
provide electrically isolated circuits. The finished product
would then be sent back to the designer for testing, thus
completing the cycle.
The service has three basic parts: design, fabrication
and testing, but the details are more involved (See Figure
1.1) . The designer first obtains a design manual from the
Microelectronic Engineering department. The manual is a
guide for the bipolar fabrication service that includes
design layout rules, the fabrication and factory process
steps, SUPREM III results, a library of standard cells, SPICE
simulations, device physics results.
Once the manual is procured, the circuit is given a
physical layout using ICE and the provided design rules. ICE
runs on the VAX which allows for campus wide accessibility to
service users. ICE uses Caltech Intermediate Format (CIF) to
store layout box locations, which can be converted into MANN
format. Since MANN files are used by the mask generation
equipment, any tool that can produce MANN format can be used
with the bipolar fabrication service. The MANN files are
submitted to the Microelectronic Engineering Factory, and
five to six weeks later the finished devices are returned, in
wafer form, to the designer. At this point the designer
performs the electrical testing.
(3)
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The RIT bipolar fabrication service can provide a wide
array of silicon-based devices and circuits to the designer.
They include vertical NPN and PNP bipolar junction
transistors, lateral NPN and PNP BJT's, diffused resistors,
JFETS, PMOSFETS, NMOSFETS and capacitors. Available in the
standard cell library are simple circuits including a
Darlington pair, a differential amplifier, a current mirror
and an operational amplifier. The design area is 4000
microns by 4 000 microns and uses a minimum geometry of 10
microns. These large geometries are an attempt to compensate
for the low transistor current flow due to the absence of a
buried layer. While the main target for the service was
analog design fabrication, digital circuitry such as IIL,
ECL, and TTL can be fabricated as well.
Page (5)
CHAPTER 2: THE RIT N-WELL FABRICATION PROCESS
The RIT isolated N-well Bipolar Process is a triple
diffusion process employing five lithography levels.^ The
first diffusion establishes an electrically isolated n-type
well inside which the working devices are fabricated. The
next two lithography steps define the p-type base and the n-
type emitter for a vertical NPN transistor. The fourth
lithography marks the contact cut windows and the fifth
patterns the metal traces. The process is laid out
graphically in detail throughout this chapter. The process
specifics are in the factory process found in Appendix 2.1.
The starting wafer is a high resistivity (5 - 15 ohm-cm)
p-type (boron) substrate with (100) crystalline orientation.
The low initial doping level is required since subsequent
diffusion must yield impurity concentrations higher than the
starting level. A p-type substrate is used since it allows
isolated NPN transistors to be fabricated, and these devices
are of primary interest to analog circuit designers. The
(100) crystallographic orientation permits slower diffusion
and oxidation steps which enhances process control, see
Figure 2.1.
GETTERING (Optional)
At this point the wafers can be gettered (see Figure
2.2) . Many types of unwanted impurities are removed from the
wafer's device areas by trapping them in crystalline defects.
Page (6)
P-type Si
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(100)
Figure 2.1: The starting wafer
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Figure 2.2: Backside gettering
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Because the crystalline defects represent a lower energy
state to the impurities, defects move to these states and
lose the energy required to move about the wafer .
In the RIT N-Well process, spin-on n-type dopant is
applied to the back of the wafers via manual spin coating.
As the process continues, the n-dopant diffuses into the back
of the wafer and perturbs the crystalline structure to create
impurity traps. After the spin-on dopant is applied, it is
diffused into the wafers by an 1100C bake in nitrogen (NO
for 30 minutes.
THE N-WELL FORMATION
The N-Well formation is the first major process
sequence. The first oxide growth (Figure 2.3) has two
purposes. First, it removes surface damage by trapping it in
the silicon dioxide (SiO?) . Second, it creates a layer used
to mask the first diffusion (Figure 2.34). The first
photolithography uses a standard HMDS/Positive photoresist
coating that is exposed using a contact aligner, as are all
the lithography exposure steps.
Once the first resist mask is developed, the Si02
beneath the resist is etched in 1:1 hydrofluoric acid/
deionized water to open windows to the silicon substrate.
12 2
The wafers are then implanted with an 8 x 10 atoms/cm
phosphorous dose at a 110 Kev implant energy. The
photoresist and silicon dioxide areas prevent phosphorous
dopant from implanting except in the open areas. Graph 3.1
Page (8)
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Figure 2.4: N-Well lithography
shows the photoresist thickness required to halt phosphorous
ions in masked areas . The photoresist is usually removed
from the wafer after the Si02 is etched, but here it is
crucial to leave the resist since Si02 alone will not
properly mask implanted dopant. Once the implant .step is
complete, the photoresist is removed because the initial n-
type well has been formed.
The n-type impurities introduced to the wafer by the
implantation are driven deep into the p-type substrate during
a long high temperature step. For eight hours the wafers are
placed in an oxygen-rich 1150C furnace with steam flowing
through it. This does two things: it anneals any damage
caused by the implant step and "grows" an Si02 layer for the
base diffusion mask. Using steam provides a thicker oxide
layer by increasing the initial oxide growth rate. The eight
hour oxide growth is followed by a 40 hour diffusion in a
nitrogen-rich ambient, again at 1150 C (see figures 2.5a and
2.5b). The resultant depth of the pn junction is
approximately nine microns. Initial N-Well formation work
was done by another student and is only slightly modified for
2
this process .
THE BASE DIFFUSION
The next major section in the process is the base
diffusion. First, the Si02 thickness is checked with graph
2.2 to see if it properly masks a boron diffusion cycle .
Figure 2.6 then demonstrates the base lithography. In this
100
ENERGY (keV)
1000
Graph 3.1: Photoresist thickness for implantmasking1
fci
p-81
iyZommm v v u v vpmmn-ft
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Figure 2.5a: Cross section after implant
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Figure 2.5b: Post-drive N-Well depth
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lithography step diffusion windows are etched. The
photoresist is then removed by an oxygen plasma asher before
the actual diffusion occurs. (The photoresist melts ^above
14 0 C and if not removed would result in furnace and -wafer
contamination.)
The actual base diffusion consists of three steps: the
predeposition, the Boro-silicate glass (BSG) removal and the
drive-in. The dopant source is a solid ceramic disk of boron
nitride that, at high temperature in the presence of 02,
forms a B203 glass that vaporizes and condenses on the
silicon substrate. Equation 2.1 shows the chemical reaction
3for this process .
heat heat
Eq. 2.1 4 BN + 3 02 > 2 B203 + 2 N2 > B203 (v)
The solid sources are activated before being used in
predeposition. The four hour activation at 800 C removes any
surface moisture and introduces the B203 glass layer on the
disks. The activation procedure can be found in Appendix
2.2.
The actual predeposition cycle is a controlled
deposition process. The wafers are placed back to back so
that each polished side faces a solid source. The boat of
wafers and disks is then pushed into an 800 C furnace. From
there the furnace temperature is ramped up to the deposition
temperature (950C) at 5C per minute. A small amount of
,-Ul
llhr)
J
I i i i i i 1 1 1|
I (mini
>
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Graph 2.2: Si02 thickness required for Boron masking
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Figure 2.6: The Base lithography
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hydrogen is injected into the furnace tube to enhance the
B23 frmation, and the wafers are soaked at the deposition
temperature for 10 minutes (see Figure 2.7). No deposition
occurs below 900C and the slow process allows for uniform
and repeatable results.
Once the predeposition is complete the BSG layer is
removed. This is not trivial since boro-silicon-dioxide
compounds do not etch easily in hydrofluoric acid (HF) . Any
Si02 formed during predeposition is removed in a 10:1 H20/HF
solution. This is followed by a low temperature Si02
formation (750 C for 25 minutes in wet 02) , which breaks up
the BSG as oxygen diffuses through it to the silicon
3
surface . Once the BSG is loosened it is removed with a 10:1
dilute HF solution as before so as not to remove all of the
field oxide. The process is shown graphically in Figures
2.8a, 2.8b and 2.8c.
The final step in the base diffusion cycle is the drive-
in. The drive-in distributes the p-type dopant inside the N-
Well and allows room for an n-type emitter inside the p-type
base diffusion. The base drive-in also forms an Si02 layer
which helps lower the amount of boron dopant to a desired
level and forms the third lithography masking layer. The
drive-in is an Si02 growth in wet 02 at 1100 C for 30 minutes
followed by a 20 minute dry 02 growth at 1150C (Figure 2.9) .
In Figure 2.9 the p regions outside the N-Well serve
two purposes. First, they prevent the substrate from being
depleted of boron at the surface. If this were to happen
Page (14)
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Figure 2.7: The base predeposition
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Figure 2.8a: The initial base oxide removal
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Figure 2.8b: Low temperature oxide for BSG removal
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Figure 2.8c: The final BSG removal
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Figure 2.9: The base drive-in
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then parasitic depletion-mode NMOS transistors would form
between adjacent wells because the p surface would be.
depleted of carriers making it appear as an n-type acea.
Second, the electrons that escape from a well are drawn; to
the p-region and prevent parasitic lateral NPN transistors
from being formed.
THE EMITTER DEPOSITION
To begin the emitter deposition cycle the Si02 thickness
is checked on Graph 2.2 to make sure it properly masks
diffusing phosphorous. The emitter diffusion windows are
formed in the same manner as the base diffusion windows, but
with the third mask in the process (see Figure 2.10).
Again a ceramic solid source is used as the dopant
source, and the deposition cycle is similar to the base
diffusion. The activation step is a four hour dehydration at
800 C. Next, the wafers and disks are loaded into an 800C
furnace, ramped up to the deposition temperature (975 C) at
5 C per minute, soaked at deposition temperature (20 minutes)
and ramped down to 800 C. During the process the phosphorous
breaks down into vaporous P205 which deposits onto the
silicon wafers. The deposition chemistry is described in
equation 2.2, and the deposition cross-section is described
in figure 2.11.
Page (17)
Figure 2.10: The emitter lithography
8K>2
Figure 2.11: The emitter predeposition
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heat
Eq. 2.2 sip27 > P25 (v) + Si02
No oxygen is added to the cycle because there is sufficient
oxygen in the diffusion tube for the reaction to occur .
At this point all Si02 is stripped from the wafers, and
the newly formed transistors are tested for BETA (see Chapter
3), the common-emitter circuit current gain. The BETA
measurement provides an idea of how long a drive-in is
necessary. A typical gain for a vertical NPN transistor at
this point is 15, and a sample curve is shown in Figure 2.12.
For this process the emitter drive-in step is approximately
20 minutes in wet 02 at 1050C (see figure 2.13). Again the
drive-in step forms a masking layer for the next lithography.
CONTACT CUT LITHOGRAPHY AND ALUMINUM DEPOSITION
The fourth lithography defines contact windows in the
emitter drive-in oxide that are used as metal connection
pathways to all areas of the transistor (see Figure 2.14).
When this is complete, aluminum is evaporated onto the wafers
which are subsequently patterned by the fifth lithography
sequence (see Figures 2.15a, 2.15b and 2.15c). Once
patterned, the wafers are sintered at 450C for 20 minutes in
forming gas (H2N2) . The sintering step alloys the silicon
and aluminum to form a better electrical contact. The
forming gas eliminates surface states that are sensitive to
Page (19)
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light and other forms of radiation. With addition processing
steps, the wafers can be passivated with Si02 should surface
leakage become a problem.
RESERVATIONS
The fabrication process is basically sound because it
produces working transistors; however, a few issues must be
addressed. First, the dopant sources for the base and
emitter are ceramic solid sources. This type of dopant
source is not yet modelled by SUPREM III and the only real
predictability has been through experience. For example, the
solid sources routinely produce a higher sheet resistance
than SUPREM predicts. Second, the lack of buried layer
beneath the collector limits the current flow in the devices
and causes a high collector resistance. Third, two different
SUPREM programs, Stanford SUPREM III and TMA SUPREM III, were
used to model this process and each program gave different
results. This questions seriously the process predictability
without forming an empirical model for SUPREM III to use.
Page (23)
CHAPTER THREE: PROCESS DEVELOPMENT
The fabrication process was developed over several
months with three basic tools. First, the software package
SUPREM III (Stanford University Process Modelling) was used
extensively to obtain target processing parameters. Second,
several device physics concepts and equations utilized the
SUPREM III output to find device parameters. After
fabrication, an HP4145 Semiconductor Parameter Analyzer was
used to test devices and circuits, and process changes were
made in accordance with test results. This chapter covers
only the device parameters as found from equations and SUPREM
III.
The initial concept remained the same throughout the
process development stages: a triple-diffusion arrangement.
There are several reasons this process was chosen, the
primary one being that RIT has the capability to fabricate
this process. Although most isolated bipolar processes
utilize a buried layer, the required epitaxy is not yet
available at RIT. Under these circumstances using an
epitaxial layer would have substantially increased the
processing time from the target of six weeks to months, and
at an additional cost of $35.00 per wafer for epitaxy from an
outside vendor. Also, the triple diffusion or 3-D process
4
needed only five masking levels . This allows the student
designers and fabricators to complete the process within one
RIT quarter (11 weeks) . Historically, the 3-D process was the
rayc \.-il
basis for more advanced bipolar technologies so it seemed
logical for RIT to begin the same way.
SUPREM III, a semiconductor process modelling computer
program, was used during the process development stages. The
program models several types of processing steps inclirding
diffusion, etching, oxide formation, and deposition. It will
produce as output junction depths, dopant concentrations,
silicon dioxide thicknesses, and a host of other processing
and device physics parameters . SUPREM can also be modified
to use empirical models specifically designed from a process
and its accompanying laboratory. The dopant profiles and the
electrical modelling were extensively used for the N-Well
bipolar process development. A sample SUPREM output file,
with corresponding impurity profile, is shown in Appendix
3.1.
The SUPREM III dopant information was used to calculate
device parameters such as Beta, the common-emitter current
gain, BVceo, the common emitter breakdown voltage, and
several others. Also key in these calculations were the
electrical simulations, which provided dopant information as
the transistor simluation was "electrically biased."
Several device parameters must be considered during
process development. The main parameters considered here are
listed and briefly described in Table 3.1
To better understand how critical the device parameters
are in defining the process it is beneficial to have a
qualitative understanding of transistor operation. An NPN
Page (25)
Parameter
BETA
BV
ceo
Va
GAMMA
ALPHAT
ALPHAf
Vbi
Descriptinn
Common emitter current gain
Common emitter breakdown voltage
Early voltage
Emitter Injection Efficiency
Base Transport Factor
Forward ALPHA (product of GAMMA and ALPHA )
Depletion region extension
Junction capacitance
Built-in voltage
Saturation current density
Table 3.1: Device parameters
transistor in the active mode is most often used so this will
be described.
An NPN transistor can be viewed as two np junctions
placed back to back. Figure 3.1 shows an NPN transistor
biased in the active mode. The transistor acts as an
amplifying switch, with the BE junction controlling the
on/off operation. When this junction is forward biased, the
energy barrier to majority carrier flow is reduced. As a
result, the majority carrier holes on the p-side are injected
across the junction into the n-side, whereas the majority
electrons on the n-side are injected into the p-type base.
If these injected electrons can diffuse across the p-type
base before recombining with holes, a large electron current
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Emitter Base Collector
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Electron flux Hole (lux
Figure 3.2: NPN transistor active mode biasing"
Page (27)
flow takes place across the collector-base junction in spite
of the fact that the junction is reverse biased. The high
field value created by reverse biasing this junction sweeps
the electrons that reach the corresponding depletion layer
straight into the second n-type region, or collector. The
depletion regions surrounding both junctions are also
extended into the middle p-type area, effectively shrinking
the distance electrons must drift across the base. This
prevents some electrons from recombining and increases the
7
number of collected carriers .
To this point the desirable qualities for an NPN
transistor are listed below in Table 3.2.
1. BE junction with an ideality factor close to unity.
2. CB junction that sustains large voltages before
breaking down under reverse bias .
3. A base wide enough to prevent the depletion region
of the CB junction from reaching through the base
to the collector. This would cause the emitter and
collector regions to become electrically shorted.
4 . A base narrow enough so that an overwhelming
majority of the injected carriers will not
recombine.
5. A base doping much lower than the emitter doping to
keep the amplification high by preventing back
injection of holes into the emitter.
Table 3.2: List of desirable BJT qualities
Page (28)
In processing terms it is desirable to have a highly
doped emitter, a moderately doped base and a lightly doped
collector. In device design terms this translates to a high
Beta, large BVceQ, reasonable vb, and small leakage jcurrent .
DEVICE PHYSICS CALCULATIONS
The previously mentioned parameters were obtained from
device physics equations using SUPREM III impurity profiles
and calculations. A partial list of calculated parameter
values is listed in Table 3.3
Parameter
Vbi
GAMMA
ALPHAT
ALPHAp
BETA
BETA
-10
Va
BV
ceo
Value
.987 volts
.9942
.99986
.99405
167
185
-91.33 volts
15.1 volts
57.9 pA/cm2
Table 3.3: Calculated device parameters
An electrical SUPREM III simulation was used to find
several values. This type of simulation accounts for
depletion region extension which alters the overall Gummel
numbers in the three transistor regions. A Gummel number is
Fage u;
the number of electrically active impurities per unit area
for a given doped region.
Before continuing, a sample transistor is used
throughout the following sections as an example to provide
the reader with a physical sense of what the device
calculations mean. The transistor is an NPN vertical
transistor, "fabricated" with the RIT N-Well Bipolar Process
via SUPREM in. The peak emitter doping is 8 x
1019
3 16 3
atoms/cm , the peak base doping is 8 x 10 A/cm and the
collector doping is 8
xlO15
A/cm3. The sample SUPREM III
impurity profile is for this transistor and the full output
file is located in Appendix 3.1.
Vbi (BUILT-IN VOLTAGE)
The first parameter found was the base-emitter junction
built-in voltage that defines the potential barrier to
current flow at zero volts across the junction.
The steep difference in carrier concentration across the
junction causes carrier diffusion, or p-side holes flowing
into the n-region and n-side electrons into the p-region. As
carriers leave the respective regions in an attempt to create
equal doping levels on both sides of the junction they leave
behind a vacant and oppositely charged lattice site. This
results in a field, or energy potential, forming across the
junction in opposition to the diffusion of carriers. This is
graphically described in Figure 3.2. This potential
difference must be overcome for current to flow in the diode.
vaye kjw
T
qX
Lfp-
P - type
Ec
(a)
n - type
Lfp-
fy
(c)
Figure 43 (a) n-type and p-type semiconductor regions
separated and not in thermal equilibrium, (b) The two
regions brought into intimate contact allowing diffusion of
holes from the p-region and electrons from the n-region.
(c) Transfer of free carriers leaves uncompensated dopant
ions; these cause a field that opposes and balances the
diffusion tendencies of holes and electrons.
Figure 3.2: Carrier diffusion
and built-in field formation
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It should be noted that the standard diode assumptions are in
7
effect . The area inside this field is known as the
depletion region since carriers with any type of charge are
quickly swept across the field region thus depleting jthe
region of carriers. ;
This potential barrier must be decreased for carriers to
and current to flow. When a positive voltage is applied to
the p-side of the junction within approximately 200
millivolts of the built-in potential, the diode will be
forward biased and current will flow. The actual potential
difference across the junction is known as the built-in
voltage and is related to the junction doping levels by
Equation 3.1
Eq. 3.1 Vbi = (kt/q)*ln((Na*Nd)/ni2)
where: kt/q = .026 volts at room temperature
3
N = p-side doping level (atoms /cm )
a
3
N_, = n-side doping level (atoms /cm )
a
n. = intrinsic carrier concentration
of Si @ room temperature
= 1.45 x
1010 A/cm3
For a pn junction with Nd = 8xl019A/cm and Nfl
= 8x10 A/cm ,
as obtained from a SUPREM III impurity profile, the built-in
voltage is .987 volts, as listed in Table 3.3. The built-in
voltages for the other two junctions were found in an
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identical fashion with v. equal to .753 volts and Vcg equal
to -662 volts.
The depletion region depth surrounding the junction is
found using Equations 3.2.
Eq. 3.2 Xd= [2Esi/q((Na+Nd)/NaNd)Vr]1/2
where Xd = The depletion extension (cm)
E . = permittivity of silicon
= 11.8 x 8.85 x 10-14 F/cm
q = unit of eletron charge = -1.6 x 10-19 C
V = Applied bias voltage on junction
= V, . @ zero volts bias
Dl
The peak doping levels were used for this calculation and an
abrupt junctions were assumed. For the above-mentioned
junction the depletion extension is .127 urn, and the majority
of the extension is on the p-side due to the lighter doping.
The first requirement for active transistor operation is
that the base-emitter junction is forward biased: the second
condition is that the base-collector region must not be
forward biased. If forward biasing occurred, the resulting
current flow would oppose the B-E current flow and current
amplification would not be possible. For calculation
purposes, the B-C junction is biased at 0 volts and -10 volts
because the transistor operating characteristics change as
V. changes. Assuming the B-C junction is at zero voltsbe
page (jj;
bias, and the B-C junction is forward biased, one can say the
transistor is in the active mode based on the aforementioned
criteria.
EMITTER INJECTION EFFICIENCY
The next parameter examined was GAMMA, the emitter
injection efficiency- When the B-E junction becomes forward
biased, opposite type carriers are injected into the base and
emitter regions. The number of holes that cross the
depletion region is determined by Equation 3.3 and the number
of electrons that reach the base is described by Equation
3.4.
Eq. 3.3 p = (ni2/Nd)exp(Vbe/(kt/q))
Eq. 3.4 n= (ni2/Na) exp (Vbg/ (kt/q) )
For a large BETA and small B-E junction leakage the number of
holes entering the emitter, also known as back-injection,
should be small, while the number of electrons entering the
base should be large.
The first parameter calculated in finding the common
emitter current gain is GAMMA, the emitter injection
efficiency. It is a measure of the number of holes reaching
the emitter versus the number of electrons reaching the base.
Eq. 3.5 GAMMA = [1 + (Q^/Q^) e4]
-1
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where GAMMA = Emitter injection efficiency
Qb = Base Gummel number (atoms/cm2)
Qe = Emitter Gummel number (A/cm2)
Dk = Hole diffusivity in emitter (cm/Sec)
Dg = Electron diffusivity in base (cm/Sec)
4
e = Band-Gap narrowing factor
The two Gummel numbers were obtained from SUPREM III
(see Appendix 3.1), and they represent the Poisson Equation
solution to find the total electrical charge per unit area in
a doped Silicon region . The emitter Gummel number is the
integral of the impurities per unit volume within the emitter
depth and the base Gummel number is the integral of the
impurities within the effective base width. Under low level
injection conditions the emitter and base impurity levels can
be approximated by the dopant levels. A quick method of
estimating the Gummel number is to multiply the impurity
concentration for a given region by the depth into the
substrate. One must assume all doping sites are electrically
active not just chemically present, and that the depth is the
space that has not been overdoped with opposite type dopant.
The diffusivities were obtained from Figure 3.4 which is
an impurity concentration vs. mobility/diffusivity graph .
The diffusivity is for injected carriers in an opposite type
region, or electrons in a lighter doped p-type base for
example .
The Band-Gap narrowing factor is a result of the highly
doped emitter region. The high emitter doping effectively
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narrows the band-gap of silicon in the emitter because the
emitter is no longer just doped silicon. The resulting
phospho-silicon alloy band-gap is smaller than silicon's. As
a result, less energy is required to create more free-
electron carriers in the emitter and this alters the product
of the free carrier densities. A more detailed description
is located in section 1.1 of reference 7. In effect, it
appears as though there are either more holes or fewer
electrons in the emitter. As a result the free carrier
density increases according to equation 3.5, and the injected
carrier concentration decreases.
Eq. 3.5 n= (ni2/p) exp (Zl E / (kt/q) )
y
where n = N . under low level injection
p = minority carrier density in emitter
A E = Band-gap change according to fig. 3.5
y
kt/q = .026 volts at room temperature
The
e4
factor should properly compensate for a doping level
of 8 x 10 atoms/cm . An empirical graph demonstrating the
band-gap narrowing with dopant levels is shown in Figure
3.57. If both sides of equation 3.5 are mulitplied by the
emitter junction depth, the corrected Gummel number is found.
Taking all things into consideration, the sample transistor
12 2
with a base Gummel number of 5.477 x 10 A/cm , an emitter
Gummel number of 3.841 x 1015 A/cm2, Dnb = 20 cm /sec, Dpe =
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y A
1.5 cm /sec and a bandgap factor of e produced a GAMMA of
.9942 (1 is ideal) .
BASE TRANSPORT FACTOR
The next parameter found was ALPHAT, the base transport
factor. The base transport factor measures the fraction of
injected carriers that diffuse across the base and reach the
collector without recombining. For narrow (less than one
micron) and uniform bases, ALPHA- is close to one and is
calculated using Equation 3.5. A uniformly doped base is
assumed here.
Eq. 3.5 ALPHAT = 1 - (Xb')2/(2Lx> = 1 - (xb' ) 2/ ( (D^) 1/2)
where ALPHAT = Base Transport Factor
X' = Effective base-width
L = Injected carrier diffusion length
D = Diffusivity of injected carriers in baseX
T = Minority carrier lifetime in base
X
The variable X,' was found by subtracting the base side
depletion region extensions of both junctions from the
physical basewidth (obtained from SUPREM III) . The depletion
extension at zero volts will be equal on both sides of the
junction, but changes as the B-C junction becomes more
reversed biased. This is important since ALPHA- will
increase towards one as the basewidth shrinks. This is
related to injected carrier diffusion length, L , which is
X
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the square root of the product of the injected carrier
diffusivity, D . and the minority carrier lifetime, T , orX X
average time before recombination.
For the sample transistor used X ' was:
1.16 urn - 2 (.127 urn) = .906 urn.
_7
The minority carrier lifetime was taken as 10 seconds and
the diffusivity was found from figure 3.4. This generated a
value of .99986 for ALPHAm.
ALPHA FORWARD and BETA
ALPHA-, the forward common emitter current gain, is the
product of the Emitter Injection Efficiency and the Base
Transport Factor (see equation 3.6)
Eq. 3.6 ALPHAf = GAMMA x ALPHAT
From here BETA, the DC common-emitter current gain, was found
using equation 3.7 below.
Eq. 3.7 BETA = ALPHAf / (1 - ALPHAf)
For the sample transistor ALPHAf was .99405 and BETA was 167.
When the transistor is operating with the B-C junction
deeply reversed biased, the BETA calculation is the same, but
with two slight changes. First, the Gummel number for the
base decreases due to a shrinking effective basewidth caused
by the depletion region extension. The new Gummel number can
be found by performing an electrical SUPREM III simulation
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(see Appendix 3.1). Second, the base transport factor
increases because there is a smaller base for injected
carriers to traverse. When deeply reverse biased, the
depletion extension on the B-C junction increases and is
usually much greater than the B-E junction extension. ;With
these reverse biasing considerations, BETA for the sample
transistor increased to 185.
EARLY VOLTAGE
The Early voltage measures transistor operating
uniformity as the collector to emitter voltage changes. In a
transistor curve family all of the lines are slightly tilted.
When lines are extrapolated from the saturation/linear region
threshold point, or "corner," they converge to one point on
p
the voltage axis . This locates the Early voltage V . The3.
curves tilt due to changes in BETA as V . biasing increases.
A quick estimate of the Early voltage is shown in Equation
3.8.
Eq. 3.8 Va = -(BETA^^ / (BETA2 - BETA^ ) X 10
where V = Early voltage3-
BETA^^ = BETA at Vcb = 0 volts
BETA2 = BETA at Vcb =10 volts
Another method can be used if the BETA values are not
available. This second method uses equation 3.9.
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Eq- 3.9 Va = Qb/(p(Xfc) x (dXb/dVcb))
2
where Qb = Base Gummel number (A/cm )
3
p(Xb) = Base doping concentration (A/cm )
dXb/dVcb = Partial differential of X. with
respect to V,
cb
For our sample transistor, method one yielded an Early
voltage of -92.78 while method two produced an Early voltage
of -91.33 volts.
BREAKDOWN VOLTAGE
The transistor breaks down via avalanche multiplication
when sufficient voltage is applied across the collector-base
junction. The field across the junction gives free carriers
enough energy to break covalent Si-Si bonds upon collisions
with the semiconductor lattice. As a result, an electron and
hole are free to gain energy, cause more collisions and free
more carriers. The number of free carriers soon avalanches
7
out of control, thus it's called avalanche breakdown . The
avalanche breakdown point can be found using Equations 3.10
and 3.11.
Eq. 3.10 BVcbo = Es.[(Na + Nd> I (2^^) ) (E^)
2
where BV . = Collector-base breakdown voltage
c>o
E . = Permittivity of silicon
3 .. = Field necessary to cause breakdown
crit
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Figure 3.5: Breakdown voltage vs. impurity concentration
The E . value is dependent on the lighter doped side of the
7
junction and is found from Figure 3.5 below . The breakdown
of the transistor between the collector and emitter is lower
than BV
b due to the transistor current gain, as shown in
5
Equation 3.11 .
Eq. 3.11 BVceo = BVcbo/(BETA1/m)
where m = doping uniformity factor
16 3
For a sample transistor with base doping of 8 x 10 A/cm ,
15 3
emitter doping of 8 x 10 A/cm , BETA of 167, and m equal to
four, the breakdown voltage between the emitter and collector
was 15.1 volts.
A second form of transistor breakdown is known as
punchthrough. This occurs when the depletion region
of the C-B junction stretches through the base to the emitter
and effectively shorts the transistor. If the physical base
width is always larger than the maximum depletion region
extension then punchthrough is prevented.
SATURATION CURRENT
The saturation current, also known as the junction
leakage current, is important because it is the current that
flows when the device is supposedly off. If the saturation
current is too high, circuitry will not properly operate.
Equation 3.12 is used to calculate the saturation current for
a typical transistor.
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Eq. 3.12 Js = qDxNxo/Xb
2
where J = Saturation current density (A/cm )
N = Minority carrier concentration of
3light doped side of junction (A/cm )
Dx = Minority carrier diffusivity (cm /s)
Xb = Base width (physical) (cm)
The saturation current density is multiplied by the junction
area to find the leakage current. For the sample NPN
transistor the saturation current density was 57.9 picoamps
per unit area, which corresponds to a leakage current of
approximately one femptoamp for a junction 40 urn by 40 urn.
JUNCTION CAPACITANCES
A small capacitor is usually formed whenever a depletion
region is formed in a transistor. Each side of the depleted
region acts as a capacitor plate, with the dielectric being
silicon. When depletion regions are formed across a
transistor junction, the associated capacitances are termed
junction capacitances and can be calculated using Equation
3.13.
Eq. 3.13 C.' =
[(qEsiNaNd)/(2(Na+Nd))]1/2
x [Vfai +
V^-172
where C.' = Junction capacitance per unit area
E . = Permittivity of silicon
si
V = reverse bias voltage across junction
The resultant values are in Farads per unit area and can be
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adapted to capacitances by multiplying by the area of a
specific junction.
The sample transistor has three junction capacitances
associated with it since there are three junctions. -Table
3.4 below gives the calculated junction capacitances. The
doping values were obtained from a SUPREM III impurity
profile.
Junction JA A (urn) .
B-E 91.95 p 40 x 40 1.471 pf
B-C 28.67 p 60 x 100 1.720 pf
C-S 16.59 p 186 x 96 2.963 pf
Table 3.4 : Junction capacitance calculations
SMALL-SIGNAL MODELS
The small signal model for a transistor is highly
dependent upon the DC biasing conditions established for
operation. As a result, a good small-signal model was not
established since the DC operating characteristics were not
well defined for the transistors fabricated with this
process. However, it is an important future step towards the
total process characterization to form a small-signal model.
Four parameters were calculated that define a simple
small signal model for an NPN transistor: the
transconductance, the base-charge capacitance, the input
p
resistance and the output resistance . The transconductance
was found using Equation 3.14.
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Eq. 3.14 gm = Ic/Vt
Vfc is the threshold voltage (.026 volts). The base-charge
capacitance, or charge storing capability in the base,- was
found using Equation 3.15.
Eq- 3.15 cfc = ((Xb)2/2Dx)gm
where a = Base-charge capacitance (F)
Xb = Basewidth (cm)
2
D = Diffusivity of base minority carriers (cm /s)
g = Transconductance (Amps/volt)
The input resistance was calculated using Equation 3.16.
Eq- 3.16 r. = BETA /gmin o m
where r. = small signal input resistance
in
BETA = BETA at zero volts reverse bias
o
g = transconductance^m
Finally, the output resistance was calculated with Equation
3.17.
Eq. 3.17 ro
= V^
For the sample transistor, the small signal model is shown in
Figure 3.6
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Figure 3.6: Small-signal model for sample transistor
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The most important DC device operating parameters were
discussed and include the gain, the breakdown voltage, the
Early voltage, the saturation current, the junction -_
capacitances and a basic small signal transistor modeJL. As
the ideas were presented calculations were made on a sample
NPN transistor for example purposes. This sample transistor
produced a BETA of 167, a breakdown voltage of 15 volts, an
Early voltage of over -90 volts, a saturation current of 1
femptoamp, and junction capacitances in the picoamp range. A
basic small signal model was formed, although the actual
results are questionable, and the results are shown in Figure
3.6.
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CHAPTER 4: STANDARD CELLS AND CIRCUITS
Once the fabrication process was chosen, standard cell
circuitry was designed for fabrication. A list of available
standard cells includes bipolar junction transistors, MOS
transistors, resistors, a differential amplifier, a current
mirror, an output stage, a Darlington circuit, and an
operational amplifier. All designs were laid out on ICE
(Integrated Circuit Editor) using 10 micron minimum geometry
design rules and the RIT N-Well bipolar process (see Chapter
2) .
All standard cell devices and circuits listed in
the service user's manual, Appendix 4.1, were designed
employing the 10 micron minimum geometry design rules also
listed in appendix 4.1, as set down by Dr. Lynn Fuller, RIT
Microelectronic Engineering professor. These rules were
chosen for many reasons. First, the low current flow in the
active devices is offset by using relatively large
geometries. Second, the fabrication time is greatly reduced
by using larger devices because contact aligners used in
lithography are both easy to use and accessible. Third,
student fabricators are allowed greater misalignment than
would be allowed for five micron or smaller devices. Fourth,
the process itself limits the design sizes. For example, a
p-type base diffuses three microns vertically and two microns
laterally- Therefore, an adjacent device must be greater
than four microns away: two microns of lateral diffusion for
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each device. Finally, the smallest contact cuts must be open
to allow Aluminum to reach the silicon surface. The larger
the contact opening design the greater the probability -that
it will be etched open during processing. All of these.
factors were taken into account when the design rules were
established.
ICE
The devices and circuits were implemented into layout
form using ICE, a CAD tool whose basic function is to draw
boxes on a computer screen and save the box locations in Cal-
tech Intermediate Format (CIF) . Several different colors are
used since each color represents a separate fabrication mask
level . ICE knows which colors belong to which level by
reading a process file specifically designed for a certain
fabrication process, in this case the five level RIT N-Well
process. The five layers as defined in ICE are N-well, base,
emitter, cc (contact cut) and metal. A buried layer is also
available for use with an epitaxial bipolar process. ICE is
VAX resident so it provides campus wide accessibility for
students and faculty using a VT240, VT340 or GIGI terminal.
An ICE users manual is located in appendix 4.3 for more
information.
Dr. Lynn Fuller designed the first standard cells for
the RIT N-well process: a minimum geometry vertical NPN
transistor, a large vertical NPN test transistor, a lateral
NPN transistor and a base level resistor. Several devices
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have been added to the cell library including NPN and PNP
transistors, vertical and lateral, base, emitter and pinch
resistors, NMOS and PMOS transistors, and several small
circuits.
RESISTOR DESIGN
The base resistors were formed from the p-type
diffusion located inside an N-well (see Figure 4.1). Five
volts applied to the N-well and the negative five volts
applied to the substrate keep the resistor isolated from
other circuitry by reverse biasing the substrate-collector pn
junction. Every diffusion has an associated sheet resistance
that is used to design a resistor. The base sheet resistance
(R , ) was empirically determined from the RIT N-well process
to be approximately 250 Ohms per square unit. The R b was
used in Equation 4.1 to find the required diffusion length to
width ratio necessary for a chosen resistor value.
Eq. 4.1 Resistance = L/W x R
5X
where: L = length (in direction of current flow)
W = width (perpendicular to current flow)
R = sheet resistance of diffusion
sx
For example, an 18 kohm base resistor with a 250 ohm/square
sheet resistance would be 720 microns long if the width were
10 microns. Large resistors requiring long lengths are folded
inside N-wells, and the corner and clubhead resistances
(51
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Figure 4.1: Base resistor cross-section and top view
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Figure 4.2: Pinch and Emitter resistors
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were discounted due to their comparatively small values. A
corner is normally only 2/3 of a square, and the clubhead, or
area surrounding the contact, has some resistance .
The base resistors require a p-type ring around them.
This is known as a "guard ring," and it does three things;
First, it prevents parasitic NMOS transistors from forming
between N-wells. Second, it stifles parasitic lateral
bipolar NPN transistors. Third, it provides a better
electrical contact to the substrate by providing a lower
resistance path. These rings are not required in emitter
resistors. When designing a circuit, several contacts should
be made to the guard ring to minimize voltage drops within
the ring.
Figure 4 . 1 also shows the top view of a completed base
resistor. This resistor is designed from the inside out.
The p-type diffusion is laid out according to calculations,
and clubheads and contact cuts are drawn it at the resistor
ends. The structure is then surrounded with the N-well, and
an emitter level "plug" with contact cuts inside is placed
inside the N-well with a 10 micron overlap. These emitter
plugs prevent Schottky diodes from forming at the N-Well/
aluminum interface and again provide a good low resistance
contact. Next, the guard ring is placed around the N-well
and a contact cut put into the ring. Note: this is not how
the resistor is fabricated (see Chapter 2), merely a method
of designing it for fabrication. The emitter resistors are
designed with the same method as the base resistors, except
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that emitter resistors need no N-well isolation. Pinch
resistors, on the other hand, are simply base resistors with
an emitter diffusion over the p-region. This effectively
reduces the current flow area and increases the resistance.
Pinch and emitter resistor layouts are shown in Figure 4.2.
TRANSISTOR DESIGN
The transistor design was simpler than the resistor
design since no calculations were required. An NPN vertical
transistor cross-section is shown in Figure 4.3. For a
vertical transistor layout is easy since each layer is
totally inside the next layer. For the 10 micron minimum
geometry device in Figure 4.3 the 30 urn by 30 um emitter area
was first. Surrounding this was a 70 micron by 50 micron
base. Contact cut space accounted for the extra 20 microns.
Next, the N-well was extended 10 microns beyond the base on
three sides and 50 microns on the fourth. Again, the extra
extension left room for a contact. In the N-well contact
area a 30 um by 30 um plug was placed to avoid Schottky diode
problems at the N-Well/aluminum interface. Finally, the
contact cuts were put 10 microns inside the contact area for
each region, and p-type guard ring was drawn in 10 microns
beyond the N-well.
A lateral transistor is slightly different from a
vertical transistor. As the name implies, current in a
lateral transistor flows parallel to the wafer surface. The
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e b c
Figure 4.3: NPN vertical transistor cross-section
c b
Figure 4.4: Lateral PNP transistor cross-section
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emitter and collector are diffused into the wafer adjacent to
one another. The transistor base is the region between the
two diffused areas. A lateral PNP transistor is shown in
Figure 4.4.
Figure 4.5 shows a cross-section of the many different
discrete devices. Note that NMOS and PMOS transistors are
also shown. These devices were simply available to users who
wish to place an MOS structure in a circuit.
To use a standard cell the designer chooses the desired
cell from the library. The library specifies the pertinent
cell information such as function and physical dimensions.
Once the cell is chosen, it is pulled into ICE and positioned
in the design. Further connections are added as necessary
and the design is saved as a new cell. New cells can be used
to make larger designs.
CIRCUITS
Once the simple cells were designed, several were used
to form the various section of an operational amplifier. A
simplified 741 op-amp schematic was used as the target
design; however, due to process limitations the actual op-amp
Q
design deviated from the 741 design shown in Figure 4.6 .
There are four basic sub-circuits to this design: the
differential amplifier, the op-amp current source, the high
gain stage and the output stage.
The major problem in designing this circuit was the PNP
transistors. The RIT N-well process had only produced
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Figure 4.5: Various device cross-sections
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substrate PNP transistors, meaning the collector was always
connected to the negative rail (-5 volts) . Without the non
isolated PNP transistors, the PNP current sourcing and level
shifting between the gain and output stage were not possible.
The redesigned op-amp is shown in Figure 4.7. It uses two
cascaded resistor pull-up differential amplifiers for gain, a
current mirror current source, levelshifting resistors and an
AB output stage.
CURRENT MIRROR
The current mirror was designed first, and the schematic
is shown in Figure 4.8. Transistor Ql was used as a diode so
V is approximately .7 volts. The current flowing through
Ql is determined by Rl in equation 4.1.
Eq. 4.1 Iref = (Vcc - (Vee + .7)) / Rl
where V = positive supply rail (5 volts)
V = negative supply rail (-5 volts)
I .. = resultant current flow
ref
To have a reference current of 200 microamps Rl is 4 6.5
kohms. This reference current was chosen since it is well
below the 1 milliamp high level injection limit. Since the
B-E junctions of Ql and Q2 are in parallel, they have
identical current flows (i.e., I02 mirrors IQ1) . Ql can
(58)
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Figure 4.6: Simplified 741 operational amplifier
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Figure 4.7: Redesigned operational amplifier
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mirror several transistor currents before it becomes too
g
loaded to be a valid approximation . This current mirror was
used as the current source for the differential amplifier.
DIFFERENTIAL AMPLIFIER
The differential amplifier is used to amplify a small
change between its input voltage levels. The schematic for
the differential amplifier is shown in Figure 4.9. If the
voltage source Vin is connected as shown, it forward biases
Q3 and turns off Q4. When Q4 is off, the output voltage is
pulled up to the 5 volt supply rail. If the Vin polarity is
switched, then Q4 is on and Q3 is off. When Q4 is on, it
sinks current through R . The output voltage will be
determined by Equation 4.2.
Eq. 4.2 Vout = Vcc - (IQ4 x R2>
where Vout = 0utPut voltage
V = Positive supply rail (5 volts)
IQ4 = Mirrored current dref)
R? = Pull-up resistor
The voltage will drop only as far as the Q4 base voltage;
otherwise the C-B junction will become forward biased. The
current mirror current defines IQ4 since it sinks current
independent of the differential amplifier. If both
transistors are on with the same input voltage then Iref will
VvsVs +O V (60)
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Figure 4.8: Current mirror schematic and layout
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Figure 4.9: Differential Amplifier schematic and layout
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split equally between Q4 and Q3. The output voltage will
drop 5 volts if Q4 is on, Q3 is off, R4 is 25 kohms and Iref
is 200 microamps.
The key to the differential amplifier is the gainr-Av,
or how quickly the output changes with a small input change
Equation 4.3 shows this in equation form.
Eq- 4.3 Av = /XVout / ^ Vn
When modelled with SPICE, the differential amplifier in
figure 4.9 produced a gain of 60. This gain is known as the
differential mode gain because it examines the gain as two
different inputs are applied. The higher the gain the
better. Another type of gain, the common mode, was not
examined and was assumed to be close to zero, which is
desired.
THE LEVELSHIFTER
The next circuit section designed was the levelshifter.
The levelshifter allows the voltage output to be lowered
o
to maximize symmetric output voltage swing . For example, if
the desired output swing is 2.5 volts and the actual output
voltage swing is between 5 volts and zero volts then the five
volt range must be lowered by 2.5 volts. The levelshifter
schematic is shown in Figure 4.10.
The input voltage is 5 volts. Approximately .7 volts is
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dropped across the B-E junction of Ql, and 1.8 volts is
dropped across Rl . Rl was selected according to the current
flow in Ql, which was defined by a 200 microamp current
mirror. The output voltage can be only shifted downward with
this method. This circuit also act as a buffer between the
previous and subsequent stages.
OUTPUT STAGE
The final circuit designed for the operational amplifier
was the AB output stage shown in Figure 4.11. The AB output
stage has two functions: it buffers the previous circuitry
from the next stage and provides symmetric output swing free
of diode turn-on effects. Key to this type of stage are the
transistors Ql through Q4. The transistors Ql and Q2 are
connected as diodes (collector and base shorted) , and since
these junctions are in parallel with the B-E junctions of Q3
and Q4 the voltage drops across the two sets of junctions are
identical (approximately 1.4 volts). It was assumed that all
junction built-in voltages were matched and that Ql and Q2
were always on due to the current source.
As a positive input is applied to the stage the voltage
drop across the Ql B-E junction increases slightly, and the
voltage across the Q4 B-E junction decreases slightly to
maintain the proper voltage drop. This effectively shuts of
Q4 . When a negative input is applied, Q3 shuts off with the
same reasoning. The disadvantage of this stage is a 1.4 volt
shift in the output curve. This can be offset by placing a
vcc
*/
VIN
R1
<l 9 VOUT
IEE
VEE.
Figure 4.10: Levelshifter schematic
VIM
VOUT
Figure 4.11: Output stage schematic
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levelshifting resistor in series with the Q5 B-E junction.
Transistor Q5 also provides the buffering action, since
current will not flow backward through the transistor but
will be sunk by Q4 to the negative supply.
DARLINGTON CIRCUIT
The Darlington circuit, also known as the common
collector-common collector circuit, is basically two
transistors cascaded together, but acting as one. The
current flowing out of Ql flows into the base of Q2 . As a
result, the Ql base current is amplified twice: once by each
transitor. This connection can essentially square the gain
of one transistor, assuming the transistors are matched.
Figure 4.12 shows the schematic and layout for a Darlington
circuit .
IIL NOR/AND GATE
Although the process is for analog circuit fabrication,
an IIL circuit, a digital technology, was included for two
reasons. First, it is desirable to have a process that is
multi-functional. Second, an IIL circuit uses two bipolar
devices: a lateral PNP transistor and a vertical NPN
5
transistor .
The IIL circuit uses the PNP device to turn on the NPN
device. A cross-section is shown in Figure 4.13. As current
is injected into the p-type region, the pn junction becomes
forward biased and places the lateral device in active mode
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operation. The PNP emitter is also the NPN base, and the
emitter current from the PNP transistor flows into the NPN
and turns it on as well. When the NPN transistor is on7 the
emitter voltage is pulled low; otherwise it is high. The
result is a digital switching action. These circuits can ;be
cascaded together to form all types of digital gates. The
IIL circuit schematic and layout are shown in Figure 4.14.
OPERATIONAL AMPLIFIER
The four circuits discussed were designed together to
form an operational amplifier, as shown in Figure 4.7. There
are two differential amplifiers in the circuit to improve the
overall gain. Cascading two stages together squares the gain
of one. In this case, the total gain is approximately 60
squared, or 3600. A high gain is necessary for an effective
op-amp.
As mentioned, no active loads were used since the
available lateral PNP transistors did not work properly.
Active loads are normally used in integrated circuits because
they save chip real estate. However, resistors and
levelshifters were used in place of the active loads. The
major drawbacks are increased area and higher power
consumption, but resistors do allow a larger output voltage
swing.
SPICE simulations were used extensively in the op-amp
design, and they are located in appendix 4.1. The AC
simulation raised the question of frequency compensation. If
(66)
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Figure 4.12: Darlington schematic
Cj C2 C3 *cc\\ ^i ^J ^3
Base *T / / Base
si a aJs p : ^j*>
1imlV//////////7777,1
Iryector
Figure 4.13: IIL cross-section
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the phase margin, or frequency shift, between the input and
output signals reach a difference of 180 degrees before the
circuit gain drops to one, then the circuit will oscillate if
used near this operating region. In this case the circuit
o
must be compensated for this frequency shift . The easiest
method of compensation is to add a pole to the transfer
function that would pull the gain to one (unity gain point)
before the circuit oscillates. This was done for the op-amp
and is shown below in Equation 4.4.
Eq. 4.4 abs(pd/(2 x pi)) = 1/a x abs(p1/(2 x pi))
where p . = the desired dominant frequency
p1 = the present dominant pole
a = low frequency gain (A )
For p. = 20 kilohertz (kHz), aQ = 3600, and pi =3.142 then pd
is 16.67 hertz (Hz). This new dominant pole is equal to:
Eq. 4.5 pd = 1 / (2RC)
where C = the desired compensation capacitance
R = AC resistance in parallel with C
This capacitor was placed between the collector of Ql and
ground. It was assumed that RC1 was R since RC1 is in
parallel with the C-B junction of Ql and Q7, which are taken
(69)
as infinite resistance paths. C was found to be .3
microfarad and was too big to be fabricated on chip. To
avoid, this the Miller capacitance was used, and a conversion
p
calculation was performed using equation 4.5 .
Eq. 4.5 C1 = C2 ( 1 - V2/V1)
where C., = the old compensation capacitance
C2 = the new compensation capacitance
V-/V. = the low frequency gain
The new compensation capacitance was found to be 250
picofarads (pf ) .
According to the op-amp SPICE simulations, a capacitance
of 31 pf was sufficient to compensate the op-amp using Miller
capacitance. The capacitor was placed between the collectors
of Ql and Q4 . The new cutoff frequency, or frequency at the
unity gain point, was 780 kHz. The 100 pf capacitor was used
since it left room for error, was still smaller than the
predicted value and conserved chip area. The capacitor area
calculation is shown in Equation 4.6.
Eq. 4.6 AREA = (C) (TQX) / (EsiEQ)
where C = Compensation capacitance F
T = Dielectric thickness (Si02) cm
ox
E . = Permittivity of silicon
5 j.
E = Permittivity of free space
= 8.85 x
10"14 F/cm2
(70)
The capacitor area was calculated to be roughly 300 square
microns.
Once the circuits were designed schematically they were
laid out using ICE and the RIT N-Well Bipolar design rules.
Each circuit was separately placed on a testchip design for
fault isolation should the op-amp not operate after
fabrication. All layouts are located in appendix 4.1, as
part of the standard cell library.
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CHAPTER FIVE: RESULTS
Three fabrication runs were completed and tested.. The
The fabrication process was demonstrated in Chapter 3_,_ and
an HP4145 Semiconductor parameter analyzer was used to test
most of the circuits listed in Chapter 4 . As the testing
results from each fabrication run were examined, process
changes were made to improve the results.
FIRST RUN
The first processing run (3/90) merged existing non
isolated bipolar and deep N-Well processes. This method was
attempted first because the use of solid sources in the
process was not very predictable, but was repeatable, and the
author of this text did not yet fully understand the device
physics required for process development. The first testchip
included NPN, PNP, and MOS transistors, split-cross and
contact resistance test structures, resistors on all
diffusion levels, an IIL circuit, a Wilson current source and
a Darlington circuit.
Two wafers from the first lot were processed through
emitter pre-deposition and tested for transistor action.
After SUPREM simulations, consultation with Dr. I. Renan
Turkman, device physics calculations, and no observable
transistor action it was concluded that the base Gummel
14 2
number of approximately 10 atoms/cm was too high for
transistor action to occur. To correct the situation an
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extended emitter drive-in at a lower temperature than planned
trapped boron dopant in newly formed Si02 but did not push
the emitter very far into the wafer. The finished NPtf
transistors still did not work, but the forward bias -and
breakdown characteristics for the base-emitter pn junctions
operated quite well, as shown in Figure 5.1a. Several
substrate PNP transistors produced a gain of 20, but only
after the base-collector junction was reversed biased to -6
volts. These factors, combined with revised SUPREM III
runs, indicated that the base doping level was too high and
the physical base width was too wide.
A third wafer that had been held back prior to emitter
predeposition was reworked with appropriate process changes,
completed and tested. The emitter predeposition was done at
975 C with a 10 minute soak time, and the subsequent
diffusion was 15 minutes in wet 02 at 1100C. The NPN
transistors produced gains of 40 - 50 at base currents of 1
uA to 10 uA, as shown in Figure 5.2. The collector
resistances were on the order of 1 - 5 kohms, which was
expected since there was no buried layer in the process. The
output resistance was high at greater than 30 kohms, and this
was desired for good analog circuit design. The output
resistance was probably higher, but surface leakage
significantly affected the transistor characteristics. The
split-cross structures produced high sheet resistances, but
this was expected from the solid diffusion sources. Contact
resistances for the base and emitter regions were in the
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Figure 5.2: NPN characteristic, reworked 1st run
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range of 2 ohms, which was very good. Extensive testing was
not performed on this run since the process required .basic
enhancements. Also, the I versus V. plot was examined,
c t>e *- -
and at once testing was stopped since it confirmed that, the
process needed basic revisions. The testing results are
are summarized in Table 5.1 below.
Parameter
Vbi
BETA
npn
BV
ceo
V.
R
Calculated
1.035 volts
26
7.6 volts
- 326 volts
6 . 1 Mohms
Measured
on at .874 V
40 - 50
8 - 10 V
-25 V (best)
1.47 kohms (best)
2 Mohms (best)
Table 5.1: Testing results from the revised 1st run
SECOND RUN
The major goals for the second processing run were to
characterize the discrete bipolar transistors and produce
simple working circuits. Overall, the second run produced
better results: the NPN and PNP Betas increased, the Early
voltage was good, the breakdown voltage was satisfactory and
the collector resistance was predictable.
The second process was designed with a better knowledge
of what affected the operating parameters, and as a result a
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better process was developed. SUPREM III was used to
simulate a process that would produce target doping values
for each transistor region. The target values were
appropriate for a "typical" transistor: emitter doping equal
20 3 1 6 *"~ ~3
to 1 x 10 atoms /cm , a base doping of 8 x 10 .A/cm and a
collector doping of 8 x
1015
A/
cm37. A lower substrate
doping level was also chosen to allow the lowered collector
doping level, and in turn a lower base doping level. The N-
Well drive-in was adjusted to reflect this change. A
basewidth between 1 and 1.5 microns was also targeted.
Finally, the device parameters were calculated from SUPREM
III output files with the vertical NPN and substrate PNP
transistors primarily considered (see Chapter 2) . Once
acceptable theoretical values were obtained, processing was
started.
The test results for the vertical transistors were very
good. A sample NPN transistor characteristic is shown in
Figure 5.3. The average Beta value was approximately 130,
while the Early voltage was -75 volts. The collector-emitter
breakdown voltage, BVceo, was also good at 16 - 18 volts
because it exceeded the region of operation for circuit
design. The supply voltages were limited to + 5 volts. The
collector resistance was an average of 2 kohms, and this was
again expected. The vertical PNP transistors also performed
much better than those from the previous run. The Beta
values approached 40 and the Early voltage was generally much
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higher than 100 volts. The breakdown voltage was
consistently higher than 30 volts. A sample family of curves
for the device is shown in figure 5.5.
The lateral transistors did not fare as well asjthe
vertical devices. The PNP devices had a Beta of less than
one, and as a result testing ceased on the device. The
NPN devices had Betas of approximately one, and again testing
was not pursued for the device. After further research it
was concluded that surface effects and wide basewidths
(greater than 1.5 microns) were the major culprits in the
poor device operation. Several transistors for each
transistor type were tested to explore the process
consistency, and the results are shown in Table 5.2. The
sheet and contact resistances were found using resistor
results and Equation 5.1. By using resistors of two
different lengths, Equation 5.1 becomes two equations with
two unknowns .
Eq. 5.1 R = R x (No. squares in resistor) + 2R
where R = Resistor value (ohms)
R = Sheet resistance (ohms/square)
s
R = Contact resistance (ohms)
c
The resultant emitter level sheet resistance was
approximately seven ohms per square, and the resultant base
level sheet resistance was close to 225 ohms per square. The
contact resistances ranged between 5 and 10 ohms.
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Type. BETA BV (V) V (V) E* (ohms)
NPN vert. 115.5 19 -54.2 1.73 k
131.6 19 -77.4 1.78 k
52.9 18 -156 2.34 -k
120.5 17 -66.8 1.65 k
5.5 22 -52.0 7.25 -k
116 17 -65.6 1.81 k
100.8 17 -59.0 1.89 k ;
103.8 17 -57.3 1.97 k
1.50 >20 -18.6 8.20 k
3.30 >20 -84.0 21.9 k
PNP sub. 6.98 >30 9.96 13.3 k
40.07 >30 13.2 2.73 k
2.5 >30 3.97 9.57 k
18.67 >30 23.8 5.00 k
51.24 >30 99.7 2.07 k
44.18 >30 146 2.28 k
45.07 >30 161 1.96 k
40.86 >30 93.6 2.33 k
40.15 >30 41.1 3.18 k
31.3 >30 69.9 2.64 k
43.7 >30 35.9 2.36 k
PNP lat. .269 >50 28.0 89.9 k
.283 >50 34.6 27.5 k
.255 >50 36.8 27.8 k
NPN lat. .985
.973
1.01
>50
>50
>50
-19.2
-7.88
-11.3
Table 5.2: Transistor results, 2nd run
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The specific resistor values varied somewhat, but appeared to
be within 15 percent of the average value. Only the base and
emitter level diffusions produced linear resistors. The base
resistors were more extensively tested and the results are
shown in Table 5.3. The emitter resistors were spot tested
only. The N-well resistors had two problems. First, there
was a Schottky diode at the well/metal contact due to a light
7
N-Well doping . Second, as the resistor voltage drop
increased, the N-well channel was pinched by depletion region
extension. The effect was an increased resistance.
There were four main circuits fabricated on the second
chip: an IIL nor/and gate, a Darlington circuit, a Wilson
current source and a biased transistor circuit. Processing
problems hampered most of these circuits. The lateral pnp
failure had prevented the IIL circuit from working since the
lateral pnp is a critical device in IIL operation. The non-
linearities in the N-well resistors affected the Wilson
current source and the biased transistor circuit since both
utilized the N-well resistors as DC biasing elements. The
Darlington circuit worked very well. To avoid high level
injection effects base currents in the 1-5 nanoamp range were
applied to the Q2 base. These low base currents were
extremely susceptible to noise, as shown in figure 5.4, but
the family of curves is distinguishible. The Beta for this
circuit should be the gain of one transistor squared, but the
noisy plot made it difficult to obtain accurate information.
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Sample
1
2
3
4
5
6
7
8
9
10
BR1
4.5 k
3.53 k
3.55
3.38
3.47
3.51
BR2
4.35 k
3.67 k
6,
5,
5,
5,
5,
19
85
94
99
94
5.95
7.43
11.6
6.25
5.76
k
k
k
k
k
k
k
k
k
k
BR3
9.49
9.29
9.39
9.37
9.26
9.23
9.31
11.5
9.65
13.1
BR4
k
k
k
k
k
k
k
k
k
k
15
15
6
9
15.8
15.7
15.9
15.7
17.2
18.4
15.9
15.9
k
k
k
k
k
k
k
k
k
k
BR5
22.4
22.3
22.3
"22.4
22.4
"22.2
k
k
k
k
k
k
22.4 k
27.0 k
27.1 k
lean
5td. Dev.
3.75 k
.429 k
6.69 k
1.79 k
9.96 k
1.30 k
16.2 k
.896 k
23.4 k
2.06 k
lote: There was a one hour break in testing between samples
six and seven. Calculations reflect measurable values.
Table 5.3: Base resistor results - 2nd Run
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Figure 5.5: NPN Darlington output curve
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The vertical transistors produced results that were in
line with device physics calculations, but the lateral
transistors did not. Surface damage seemed one of the
probable causes for this so a gettering process was designed
for the third processing run in hopes of eliminating surface
damage and contaminants . The sheet resistance values were
fairly uniform across the wafer and from wafer to wafer, as
indicated by resistor testing. These values were used to
design resistors for the third run. The process produced its
first working circuit, but the percentage of consistently
working devices raised concern for the design of larger
circuits.
THE THIRD RUN
The third and final fabrication run had two purposes.
First, is was used to verify that the process worked.
Second, it was used to fabricate larger circuits and move the
process into the "manufacturing" phase. A gettering process
was introduced to help solve the lateral transistor problems.
Several devices and circuits were successfully tested
including a differential amplifiers, current mirrors, and an
operational amplifier.
The first devices tested were the vertical NPN
transistors. The beta values changed with the level of
collector current, which was unexpected. When the collector
current was below 100 uA, beta was approximately 100. Above
> > >
o o o
o o ^
o o o
** CD O
*i o
O I
l-l
jQ
0
*i
L. LU
0 >
>
a
0
I I I
c
0 +
o c a a
c 0 o 0
H +1 +> +
-I co co co
> > >
o o o
o o o
o o o
o o o
cu co *
JC JC JC
0 o o a
+ i i i
c
0
+ m
0 LU 3
c m o co
o > > >
u
Page (83)
m
O
>K CD
* H
X
XLr
X<
o
r-
o4
D-o
tH
cnoi
uQ
Hz
TO-
CL
<<
a:
CD
*
X
*
X
X
X
u
LU
>
> M-l
U-i
1
o
1 H
H
o
U
O*
c
^ "N, -H
>
E o43
^^ CO
i CD
1 >
> 3
rl | O
"O 0)
O
O
w
o
>
N o
<0
u
4->
U
0)
>
m
<
u
Cr.
-H
Page (84)
100 uA, beta increased to over 200. A plot of I and 1^
versus V. shows this effect in figure 5.6. When the high
level injection roll-off point was located it showed -that the
threshold limit was approximately 100 uA (see chapter 6 for
more discussion) . This was much lower than the previous
fabrication run by almost a factor of 10. However, it was
concluded that the C-B junction became slightly forward
biased for the I versus V. testing which would indicate a
lower roll-off point. The breakdown voltage also decreased
from 15 volts to 13 volts. Both of these factors indicated
that the base doping was too light. However, the consistency
of operation had increased as shown in table 5.4.
Beta BVceo (v) Va (v) Re (kohms) ic (uA)
85.3 13.0
76.7 13.0
71.7 13.0
93.0 12.5
101.2 13.0
102.1 13.0
95.4 14.0
77.3 13.5
45.6 15.0
84.9 14.0
X = 83.3 13.4
o = 16.85 .74
-109.0
-39.2
-12.9
-92.9
-91.4
-102.0
-25.0
-21.5
-138.0
-96.3
-72.7
44.0
21.3
31.3
8.5
27.3
26.4
5.67
10.3
14.2
12.0
15.8
17.3
8.80
40
40
50
40
40
40
40
35
25
40
39.0
6.15
Table 5.4: NPN Transistor results
The PNP vertical transistors produced similar results, as
shown in table 5.5, but the beta values were slightly lower
than expected. Again this pointed to a light base doping.
The gettering process did not solve the problems with the
lateral devices since the beta values were unchanged.
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Beta BVceo (v ) Va (v) Re (kohms) IS (uA)
11.62 +20 infin. 8.20 -50
10.43 +20 infin. 6.43 -50
12.48 +20 infin. 5.16 -50
"'
11.31 +20 infin. 5.02 -50
11.84 +20 infin. 6.38 -50
Table 5.5: small vertical PNP transistor results
One item that was noticed was the failure of a large geometry
vertical PNP transistor. The emitter area was approximately
three times that of the minimum geometry device. It was
concluded that this transistor failed because of the lateral
base resistance. The current travelling from the base
contact to the junction caused the biasing voltage to drop,
and the B-E junction was not forward biased as a result. The
result was a nonfunctioning transistor.
The resistor values were accurate when compared to the
design values. Many resistors were tested on several wafers
and the results are shown in Table 5.6. While only a sample
size of six was used to test each resistor, the measured
values are generally within 10-15 percent of the designed
values for the base level.
The resistor results were higher than expected. The
base resistors were designed with a sheet resistance of 250
ohms per square, but the actual sheet resistance from the
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Resistor (ohms) Mean
5.0 k base 4.42 k 969 ohms
18.0 k base 19.45 k 1.41 k
25.0 k base 25.73 k 2.00 k
46.5 k base 48.13 k 5.21 k
1.0 emit 27.5 2.72 ohms
10.0 emit 34.0 3.63
30.0 emit 55.2 7.46
50.0 emit 77.7 5.08
100.0 emit 133.8 17.20
200.0 emit 253.6 26.95
Table 5.6: Resistor results
previous run was approximately 225 ohms per square. The
overdesign was done to provide some lattitude in the process
since a small number of resistors were tested on the previous
run. The increased sheet resistance would again indicate a
lower base doping than expected. The emitter resistors also
produced higher values than expected. The emitter drive-in
diffusion time was extended five minutes during processing,
and this would account for the one ohm per square increase in
the emitter sheet resistance. Also, the lower emitter doping
caused sporadic problems with schottky diodes at the emitter/
metal interface. The low value emitter resistors were not
close to the designed values, and it was believed that the
increase in resistance was due to contact and clubhead
resistances which cannot be neglected. The pinch resistors
also produced good results, but in a more qualitative sense.
Only one pinch resistor had been fabricated on the previous
chip, so there was no way to predict a sheet resistance for
this device. However, the pinch resistors were expected to
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Figure 5.7: Sample resistor plots: 25k Base resistor
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produce higher results than identically dimensioned base
resistors. The pinch resistor sheet resistance was found to
be approximately 23.4 kohms per square compared to 250 ohms
per square for the base resistors. The pinch resistors did
have some non-linearities. Finally, there was some variance
in most of the resistor results, and this is apparent by the
mean and standard deviation results for each type of
resistor. Since these devices are critical in circuit
operation this information was promising because the
inconsistency was not overwhelming. Figure 5.7 shows a
sample plot from the third fabrication run.
CIRCUITS
The current mirror, the differential amplifier and the
operational amplifier were the three fabricated circuits that
produced operating results. In the first two cases a
processing error caused strange results, and in the third
circuit modifications were made in order to test the circuit.
The current mirror was designed to sink a 200 microamp
current, as explained in chapter 4. The measured current
ranged between 390 and 525 microamps, as shown in figure 5.8
To test this circuit the supply voltages were kept constant
at + 5 volts and the voltage at the Q2 collector was varied
from -5 to 5 volts. Again, since the voltage drop across the
parallel B-E junctions should be identical, the current in Q2
should mirror the biasing current defined by resistor Rl.
However, if the junctions are not close to perfectly matched
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the mirrored current will differ from the reference current.
In processing terms this means that the base and emitter
doping levels must be close to identical.
For the third fabrication run there was a problem with
the base diffusion cycle. The solid diffusion source was
accident ly pushed into the furnace at a high temperature, but
should have been pushed in at a low temperature and slowly
ramped upward. As a result, the solid diffusion source
immediately and non-uniformly doped the device wafers. The
manufacturer data sheets state that the slower the deposition
the better the deposition uniformity. So, a 30 minute 150C
temperature ramp up cycle was replaced with a 5 minute 950C
cycle, and it was concluded that this error caused the
transistor mismatch.
Another circuit that was affected by the mismatch was
the differential amplifier, but not to such a great extent.
The differential amplifier was tested in a half-differential
mode with a single-ended output, and produced a gain of 11.5.
This result is shown in figure 5.9 and is typical of several
differential amplifiers tested. The SPICE current gain for
this circuit was 30.
The circuit was designed to have a biasing current of
200 microamps, but was tested using a 4 00 microamp source.
The current mirror had a 400 microamp sinking ability, and
the idea was to simulate the two circuit integration as in
the operational amplifier. At the 200 microamp biasing
current the differential amplifier output characteristic
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approximately similar. The low gain value was again
attributed to the transistor mismatch. If the differential
amplifier transistors are not matched then the input voltage
required for switching may vary over a larger range, and thus
lower the change in output voltage to input voltage ratio
p
(i.e. the gain) .
The operational amplifier faced two problems: the
transistor mismatch and the large PNP transistor failure in
the output stage. The transistor mismatch was compounded in
this circuit because problem was compounded by the cascaded
differential amplifiers and the many mirrored current
sources. The failure of the large PNP device was partially
circumvented by placing an external 100 kohm external
resistor between the output and the negative supply voltage.
This at least would allow the positive cycle of the output
curve to operate. A probe card was used to test the circuit
and out of approximately 400 operational amplifiers tested
only two produced a gain over 10. The highest gain was 23.5
and the output curve is shown in figure 5.10. Since the
circuit partially operated it is hopeful that with proper
fabrication the larger circuits will work in the future.
Four other circuits place on the chip were
unsuccessfully tested. A simple inverter circuit using a
pull-up resistor was found to have a layout error which
prevented the circuit from properly working. An AB ouput
stage was also tested, but this circuit utilized the large
geometry vertical PNP transistor that had failed previously.
> > > > <
o o o o
o o o o o
O O i o o
o o o o o
4 i
a i
0
4 (B CU CO
.. r * JC
** O 0 0 o o
O 1 +> 1 1
- c c
JO 0 + 0
0 0 c a a P
*< C 0 o o 0
C *1 ii +J +> +J c cu ro
0 > -J CO CO CO o > H
> u
Page (93)
X
X
o
o
+J
a
cu
o
c.
a)
-p
c
H
>-
O
O
+
LU
*rl
X
~~
X
X_i
x
\ !
o
>\ !
>
H
\
O
o
-P
a
o
u
c_
a)
-p
c
rl
X
cn
o
i
UJ
CD
CXI
1
. .
t
' "
UJ<h COCO
o
OC\J
**
>
o
a
<
cc
CD
cn
o
i
UJ
in
Hq. i |
Xs -
<rO oo
Zh oo
DL oo
">
CD **** 1
J
!
j* I I
O
<
cc
CD
o
o
+
LU
in
cn
cu
X tree
* OUJ
;
1
i
X DCLT
>
cn
>
o
c> o>
CO-H
cnta
cnx
a
k
cn
cn
cu
i
o
o
1
LU
2
M
-1
CU
UJ
2
M
-J
o
Page (94)
With each progressive fabrication run changes in the
process produced better testing results for devices. The
first processing run was experimental and had no theoretical
basis. The second run was formulated based on
device-""
physics
calculations obtained from SUPREM III simulations and
"typical" NPN transistor parameters. As a result several
working devices were produced including vertical NPN and PNP
transistors and a Darlington circuit. The third run
attempted to verify the second run results, examine the
device operating consistency and expand on the circuit
fabrication capabilities. Several devices and circuits were
designed, manufactured and successfully tested. These
included bipolar transistors, resistors, and small integrated
circuits. The lateral active devices necessary for active
loads were not successfully fabricated, and a processing
error caused some problems with transistor mismatch. Finally,
a basic working isolated bipolar process is in place and can
be adjusted as required.
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CHAPTER SIX; SPICE PARAMETER EXTRACTION
Once the devices were fabricated certain SPICE .
parameters were extracted from test data. The SPICE.
parameters were primarily obtained from a vertical NPN;
transistor using a graph of collector and base currents
versus the base-emitter junction voltage and reference 9.
The list of parameters and results are shown in table 6.1.
These numbers are a combination of extracted, empirical and
theoretical values based on processing results. A Hewlett-
Packard 4145 Semiconductor Parameter Analyzer was the major
testing tool for this exercise.
The first SPICE parameters found were the Transport
Saturation Current (I ) and the Forward Current Emission
s
Coefficient (Nf) . The collector current for a transistor is
related to the base-emitter junction voltage by equation 6.1.
Eq. 6.1 ln<Ic> = d/<Nf x vt>) x vbe + ln(Is)
where I = Collector current
c
U = Forward Current Emission Coefficient
V = Threshold voltage (.026 volts)
V, = Base-emitter junction voltage
r>e
I = Transport Saturation Current
s
A linear regression was performed form the values listed in
table 6.2 in order to find I and Nf. Nf was found to be
SPICE Parameter
Saturation current
Forward current emission
coefficient
Reverse Sat. Current
B-E leakage coefficient
Collector-Emitter forward
DC current gain
Early Voltage
Collector Resistance
Emitter Resistance
Base Resistance
High level injection
Roll-off point
Built-in voltage B-E junction
Built-in voltage B-C junction
Built-in voltage S-C junction
B-E Junction Capacitance
B-C Junction Capacitance
S-C Junction Capacitance
Base Transit Time
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Symbol Value
J8 58.7 fa
Nf 1.3639
J88 51.2 <fa
Nfe 1.591
Bf 100
Va -75 volts
Rc 2 kohms
R
e
8 ohms
** 585 ohms
xke 800 uA
Vje .987 volts
V* .753 volts
V.
DC
.662 volts
Cje 1.471 pf
Cjb 1.720 pf
c:s 2.963 pf
H .336 nsec
Table 6.1 - Spice parameter results
1.0639 and I equal to 58.7 femptoamps. These results were
fairly good since the ideal Nf is one and the ideal
saturation current is zero amps.
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The same type of analysis was performed for the base current
values listed in table 6.2, but to find Nfe, the B-E leakage
emission coefficient, and I , the B-E leakage saturation
coefficient. The regression results for these two parameters
were 1.591 and 51.25 femptoamps respectively. Again these
values were acceptable since the leakage emission coefficient
was much larger than one, which prevents leakage, and the
actual leakage current is small. One note: the V. values
used for this analysis were between .20 and .30 volts only
for the I calculations. This was done because of parasitic
resistances that affected the linearity of the curve. The I.
data was extended to .35 volts, but the range as outlined in
reference 3 call for V, values between .55 and .66 volts.
be
The next parameter extracted was BETA-, the Common
emitter current gain. Equation 6.2 was used to find Beta
over a V. range of .55 to .66 volts. The V, values were
used heare because the transistor operated in this region
regardless of parasitic resistances.
Eq. 6.2 BETA. = f (Is) exo (Vbe/ (NfVt) -1) 1
[Ib-(Ise)exP(vbe/(Nfevt) _1) ]
An average Bf value of 99.99 was obtained over the operating
range.
The fourth parameter extracted was V , the forward Early
voltage. Equation 6.3 and a transistor curve family was
used to find V .
*faft (volts)
.20
.21
.22
.23
.24
.25
.26
.27
.28
.29
.30
.31
.32
.33
.34
.35
Table 6.2: Selected I and I. versus V, data
c b be
I (nA)
s
.424
.609
.875
1.258
1.816
2.614
3.772
5.406
7.741
10.99
15.54
N/A
N/A
N/A
N/A
N/A
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Xb"<pA)
4. J50
8-.(DO
11,.50
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18..50
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30..00
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71. 00
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11>.o
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1841.0
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Eq. 6.3 Vaf = - I\ Vbc x dcl) / dc2-Icl)
where V. = B-C reverse biasing voltage
I, = Collector current at V. -
cl bcl
I 2
= Collector current at V, 2
If 1\ Vbc is approximated as /\ V then equation 6.3 is a
measure of the slope for the family of curves, and where the
sloped lines intercept the x-axis is the Early voltage. For
the NPN transistor family of curves shown in figure 6.2 the
Early voltage was approximately -75 volts.
The next value found was I. , the high-level injection
roll-off point. An approximately value of this parameter was
obtained from the I versus V, plot of an NPN active mode
c be
transistor (see figure 6.1). As the transistor became highly
forward biased high-level injection began. This is indicated
by the flattening of the curves. The approximate roll-off
point is the spot where the curve starts to flatten, and for
the curve in figure 6.1 Ike is approximately 800 microamps.
To obtain an extact value for I, a more complicated process
was followed which accounted for base resistance and the
accompanying V. shift. The more complex method can be found
in reference 9. For the present purposes, the approximated
roll-off point is an accurate representation of Ike.
Although the base resistance was neglected for the
calculation of I, it was extracted and included in the SPICE
parameter list. The base resistance was found using equation
6.5.
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Eq. 6.5 P^ = t(Vbe - Vbe,) - IcRe]/Ib
where R. = Base resistance (ohms)
V. = Base-emitter voltage
V. , = Adjusted B-E voltage due to R
;
I = Collector current (amps)
R = Emitter resistancee
Ifc = Base current
The I, value was used for I because it essentially remains
constant. Therefore, any change in V. , beyond the roll-off
point, must be due to base resistance. If no base resistance
were present then the base current curve in figure 6.1 would
remain a straight line. For the R, calculation, a V. value
was chosen beyond the roll-off point. The low-level
injection portion of the curve was extended beyond the roll-
off point, and the chosen point was extrapolated back until
it intersected the low-level injection line. From this the
difference between the ideal and measured Vbe was obtained
and used in equation 6.5. This method is shown graphically
in figure 6.3 from reference 9.
In order to calculate the base resistance the emitter
resistance, R , must first be found. The emitter resistancee
was found using a plot of the base current versus the
collector-emitter voltage, and is shown in figure 6.4. The
one condition here was that the collector current was to
remain at zero amps. As a result, the transistor base
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resistance became the slope of the plot. For the transistor
shown the base resistance was approximately eight ohms.
A similar calculation was done to find the collector
resistance, R However, the method given in reference 9 did
not account for the depletion region extension that occurred
without a buried layer. The depletion region extension
increased the actual collector resistance. The collector
resistance was instead found from the transistor family of
curves by measuring the slope of the curves in the saturation
region. This is shown in figure 6.2.
The reverse BETA was also a concern. This was found by
operating the transistor in the inverse mode and examining
the resultant BETA-. The BETAf in the inverse mode was one,
so this was used as BETA
rev
The three junction capacitances, C, , C. and C , were
included in the list of SPICE parameters eventhough the
values were not obtained from measurements. Equation 6.6 was
used to calculate the capacitances with processing data on
the doping levels.
Eq. 6.6 C . = [ (qEgiNaNd) / (2 (Na +
Nd))]1/2
All capacitance values were calculated at zero bias and are
shown in table 6.3.
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Junction Cn/A (pF/cm2) AJ. (um2) j (pF)
B-E 91.95 40 x 40 1.471
B-C 28.67 60 x 100 1.720
C-S 16.59 186 x 96 2.963
Table 6.3: Junction capacitance values
The built-in voltages for each junction were also
calculated and included in the SPICE parameter list. The B-
E, B-C, and S-C built-in voltages were found using equation
6.7. as shown below.
Eq. 6.7 Vfci = kt/q x In (N& x Nd/ (ni2) )
The built-in voltages for the B-E, B-C and S-C junction were
.987, .753 and .662 volts respectivevly . Finally, the base
transit time, or average time for minority carriers to
traverse the base, was determined using equation 6.8.
Eq. 6.8 Tfc = Wfc2/(2Dx)
where T. = Base transit time (seconds)
2
W, = Electrical basewidth (cm )
>
2
D = Carrier Diffusivity in base (cm /sec)
The base transit time using a basewidth of 1.1 microns, and
2
diffusivity of 20 cm /sec was .336 nanoseconds.
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A number of SPICE parameters were obtained for an NPN
vertical transistor. Many of these can be used to derive a
SPICE model for other devices such as PNP vertical
transistors and JFETs. While most are DC parameters they
provide a basis from which to model circuitry using SPICE and
obtain more information on both the circuits and the devices.
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CHAPTER SEVEN: CONCLUSIONS/RECOMMENDATIONS
In the course of developing the RIT N-Well Bipolar
fabrication service several successes have evolved. '-However,
to have a complete and manufacturable process improvements
are required. These consist of minor process changes and
design alterations.
CONCLUSIONS
A bipolar process has been established. The best NPN
vertical transistors produced a gain of 100 with a breakdown
voltage of approximately 15 volts, a Early voltage of -75
volts, and a 2 kohm collector resistance. The best vertical
PNP transistors had a gain of 40, a breakdown voltage greater
than 30 volts, and a very large Early voltage. One drawback
to these devices was the non-isolated collector, and a major
question with both NPN and PNP devices was the consistency of
operation. Only 9 of 10 transistors had similar operating
characteristics. This poses problems for manufacturing large
circuits. In addition the large geometry PNP transistors did
not operate due to high base resistance. Both lateral NPN
and PNP devices did not produce acceptable results, and the
main problem was the low gains produced. The lateral NPN
gain was one and the PNP gain was .25. Without these
isolated transistors, circuits using PNP active loads and
non-resistor levelshifting is impossible.
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Resistors were used to offset transistor limitations,
and the fabricated results were promising. The Base level
resistors were generally within 15 percent of predicted
values using a sheet resistance of 250 ohms/square. JZhe
emitter level resistors produced higher than expected results
due to processing changes, but provided consistent resistor
values. At low resistor values, less than 30 ohms, the
clubhead and contact resistances dominated resistor values,
and schottky diodes at the emitter resistor contacts
presented a sporadic problem with operation.
Several small circuits worked on the third fabrication
run, but a processing error produced unexpected results.
Current mirrors provided a current twice the designed value,
and differential amplifiers had a lower gain than expected.
Transistor mismatch due to non-uniform base doping was
attributed to these results. The operational amplifier
failed because of this mismatch and a large geometry PNP
output transistor. On the second fabrication run a working
NPN Darlington circuit was produced that had a gain in the
thousands .
Other miscellaneous devices placed on the testchips did
not fair well in the test lab. The threshold voltage shifts
for the PMOS and NMOS transistors was in the 20 volts range,
and this was mainly laid on the wet gate oxide that the
devices used. The JFETs failed to pinch the channels shut.
It was believed that the base doping level was high enough to
prevent the necessary depletion region extension needed to
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pinch the channel shut. This was expected because the
vertical NPN transistors were designed to prevent this effect
using the same three layers (emitter, base, N-well) . -
From the vertical NPN devices a number of SPICE
_
parameters were either extracted or derived. Many of these
parameters can be extended to other devices such as the
vertical and lateral transistors. The parameters obtained
include collector-emitter short circuit current gain, Early
voltages, parasitic resistances on all doping levels,
saturation currents, built-in voltages and junction
capacitances .
To assist designers wishing to use bipolar circuitry a
small standard cell library was formed using ICE. Included
in the library were NPN and PNP transistors, MOS transistors,
various base and emitter level resistors, and some test
structures. From the simple cells larger standard cells such
as a Darlington circuit, a current mirror, an AB output
stage, a differential amplifier and an operational amplifier
were designed. These cells were put together along with
basic design rules and an ICE information and formed into a
Users guide for the RIT N-Well Bipolar fabrication service.
RECOMMENDATIONS
To have a completely working and MANUFACTURABLE process
several items need to be addressed. Some of these issues are
mentioned below with some possible solutions, including plans
extending beyond this process.
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1) . To have working lateral PNP transistors the base width
must be less than the present 6 microns. To do this the
designed basewidths of 10 microns must be reduced to
nine, eight, seven and six microns to provide final
basewidths of five, four, three and two microns
respectively. The small basewidths will help offset
base and surface recombination effects.
2) . To obtain better MOS devices (for BICMOS) the contact
cut oxide should be grown with a dry oxide as for most
MOS gate oxide. The forward Beta may decrease in the
bipolar devices, but this should be minimal.
3) . To increase repeatibility and uniformity in the
transistors and resistors the solid source diffusion
times should be increased to at least 30 minutes, as
recommended by the manufacturer. If the process
alterations are done to provide identical doping levels
and junctions depths the device operating
characteristics should remain the same.
4) . Once the process is redesigned the SPICE parameters
3
should be extracted for all devices.
5) . The emitter doping level should be high enough to
eliminate schottky diode contact effects. A doping
19 3
level of 8 x 10 Atoms/cm should be high enough.
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6) . AC prediction and testing should be performed on devices
and a small signal model formed for better design
capabilities
7) . In the interest of making a BICMOS process the
diffusions could be replaced with implants to allow an
easier transition into BICMOS.
8) . An effort to obtain accurate lifetimes should be made.
Presently, a lifetime of .1 microseconds is used based
on very sketchy test information.
9) . Special SUPREM III models should be defined for the
solid diffusion sources. This would assist in
accurately modelling process simulations.
Ar.KNnWT.ttnfittMENTfi
I'd like to thank Dr. Lynn Fuller for his initial idea
of the fabrication service and for his guidance along the
way. I'd also like to thank Dr. I Renan Turkman for his
assistance with the physics and review of the second chapter
of this thesis. Similarly, I'd like to thank Professor
Robert Pearson for his contributions and the rest of the RIT
Microelectronic Engineering department for their support. A
special thanks to Mr. Scott Blondell and his staff for their
marvelous help with the processing equipment, especially the
Ion Implanter. To Digital Equipment Corporation, for funding
me in graduate school, and Miss Tamera Slavik for performing
a significant portion of the first processing run, a thanks
as well. Finally, I'd like to thank Mrs. Julie A. Lazeskl,
who pushed when I needed a push, encouraged when I was
discouraged, and helped me reach my goal.
ROCHESTER INSTITUTE OF TECHNOLOGY
DEPARTMENT OF MICROELECTRONIC ENGINEERING
ESTABLISHING AN N-WELL BIPOLAR FABRICATION SERVICE AT RIT
APPENDIX 2.1
RIT N-WELL FACTORY PROCESS
ROCHESTER INSTITUTE OF TECHNOLOGY
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RIT N-WELL BIPOLAR FACTORY PROCESS
Step ID Description Information Wafers
01 IDN01 Scribe & Res. All
02 CLE02 RCA Clean Ail
03 0X105 N-Well Oxide 1100C, 25 Min Device. Cl
5 1/m 02, 3500 A
04 NANO Si02 meas. Cl
05 ETC01 Step etch 3500 A Cl
06 PHL01 Photolith mask fc 1 , N-we 11 Ail Device
07 ETC02 Si02 etch 3500 A All D, Cl
08 IMP01 Ion Implant Phosphorous All Device
8E12 Dose. llOKev & C1-C4
09 ETC07 Resist StriD All Device
10 CLE02 RCA Clean All D, C1-C4
11 0X108 Si02 growth 1150C, 8 Hours
7500 A
All D. C1-C4
12 0X108 N-well drive 1150C, 40 Hours All D. C1-C4
13 NANO Si02 meas.
N2, 2 1/m
Cl
14
15
16
17
ETC01
DET02
GRV01
CLE02
Step etch
Restvty meas.
Junction deptr
RCA Clean
7500 A Cl
Cl
Cl
Device
i
All
IB PHL02 Photolith. mask #2, base All Device
19 ETC06 Si02 etch 7500 A All D, C2.C3
20 ETC07 Resist etch All Device
21 CLE02 RCA Clean All D.C2.C3.C5
22 DIF03 Boron Dep. 10 min. , 950 C All D,C2.C3.C5
23 NANO BSG meas. C2
24 0X104 LTO 25 min. . 750
02, 5 1/m
C All D.C2.C3.C5
25 NANO LTO meas. nw *_
26 ETC06 LTO etch 130 A All D.C2.C3.C5
27 CLE02 RCA Clean All D.C2.C3.C5
28 0X104 Base Drive 30 mm 1100C 5 1/m All D.C2.C3.C5
29 0X105 Base Drive 20 min 1150C 5 1/m All
30 NANO Si02 meas. C2
31 ETC01 Step etch 4500 A C2
32 PHL02 Photolith Mask #3, emitter All Device
33 ETC06 Si02 4500 A All D,C2.C5
34 DET02 Restvty meas. C2
35 GRV01 Junction depth C2
36 ETC07 Resist etch All Device
37 CLE02 RCA Clean All D.C3.C4
38 DIF03 Phos. Diff. 20 min. , 975C, N2 All D.C3.C4
39 ETC02 Si02 etch All D.C3.C4
40 TES01 Beta Test D2, D^-
41 CLE02 RCA Clean All D.C3.C4
Pape 2
0X104 Phos. Drive 15 min,1050C,5 1/m All D.C3.C4
C3
-
C3
Mask #4, cc All Device
1000 A
m
All D.C3.C4
All, Device
D. C5
2-3 pellets All Device
Mask #5, metal All Device
AH Device
All Device
20 min,450C,H2N2 All Device
AH Device
43 NANO Si02 etch
44 ETC01 Step etch
45 PHL02 Photolith
46 ETC06 Si02 etch
47 ETC07 Resist strip
48 CLE02 RCA Clean
49 MET01 Alum. Dep.
50 PHL01 Photolith
51 ETC05 Al etch
52 ETC07 Resist etch
53 SIN01 Sinter
54 TES01 Test
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APPENDIX 2.2
SOLID DIFFUSION SOURCE PROCEDURES
INTRODUCTION
Silicon based IC technology is dependent on solid state diffusion to control impurity
concentration and distribution in a semiconductor substrate. The diffusion process typically
involves two steps; first, the deposition (orprediffusion) of impurity atoms and second, the
redistribution (or drive-in) of the impurity atoms. The deposition step is critical since it controls
the amountof impurity atoms introduced to the silicon substrate. Dopant uniformity across awafer
and across the lot,measured through variations in sheet resistance, is established during this first
step in the diffusion process. Improvements in the doping process aremade byimproving the
control of the impurity transfer at the deposition step [lj.
The undergraduatemicroelectronic facility atThe Rochester InstituteofTechnology is
currently restricted to impurity doping of semiconductor substrates from spin-on sources. This
method ofdiffusion introduces the dopant to the silicon wafer through a thin dopant film.
Controlling the amount of impurity diffused into the the silicon substrate is difficult since the
wafers are not at thermal equdbriumwithin the furnaceprior to being exposed to the dopants. This
method, although safe, has not been dependable in diffusing controlled amounts of impurity atoms
into a host substrate. Problems with the spin-on sources, in both uniformity and reproducibility,
have plagued the students ability to fabricateworking devices on a consistent basis.
Conventional thermal diffusion, based on a carrier gas system,poses hazardous safety
problems. The dopants inmis type of system, found in liquid and gaseous forms, are toxic,
highly poisonous, and corrosive (seeTable 1 ). These compounds undergo oxidizing reactions and
thermal decomposition at a given diffusion temperature resulting in additional toxic and corrosive
by-products. Expensive scavenger and scrubber systems must be installed to collect these
compounds in order to prevent operator exposure and insure environmental safety. The benefits of
satisfactory sheet resistance uniformity and lot-to-lot repeatability do not offset these safety
concerns.
COMPOUND : FORMULA : PHASE : PROPERTIES
Phosphine : PH3 gas Very toxic, flammable
Phosphorous
Oxychloride
' POCb liquid Poisonous,corrosive
Boron
Tribromide
' BBr3 liquid : Very toxic, corrosive
Boron
Trichloride
: BCb liquid Very toxic, corrosive
Diborane B2H6 gas : Very toxic, flammable
Table 1
Properties ofCarrierGas Dopant Sources
-tafi-
. . .,
An alternative to the spin-on impurity system andxarrier gas system is (Effusion from an
ion Trppfrntw* layer. Ion implantation provides precise control of the total dopants (from
1014 cm"3
to greater than 1021 cm"3) introduced into a semiconductor substrate [21- The process of diffusion
occurs during the high temperature anneal required to electrically activate the implantedmgunty
atoms and repair the crystal damages inherent to the implantation process. The facility at RITwill
toon have the capability and the benefits of ion implantation; however, because of the equipment's
limitation of low through-put and the lack ofn**nimi expertise required to operate andmaintain
such a piece ofequipment its use will be limited.
The planar diffusion source (PDS) system ofdiffusion offers a safe solution to the
tmiformity and repeatability problems associated with the spin-on sources, the potential hazards
accompanying the'carrier gas system, and the shortcomings related to ion implantation. The PDS
system, a product ofSohio EngineeredMaterials Company, uses wafa shaped disks of
phosphorous and boron compounds as n-type and p-type impurity sources respectively. During a
diffusion cycle the dopant species associated with each source volatilizes directly from the surface
of the sourcewafer. An inert gas, such as nitrogen, is flowing during the diffusion process to
prevent theQsack fbw)ofcontaminants into the diffusion tube, and to insure the formation ofa
boundary layer around the periphery of the stacked source and semiconductorwafers. The gas
flow does not act as a carrier to the dopants. The dopants vaporizing from the source wafer diffuse
through the static region between the sourcewafer and the semiconductor substrate. Because of
the absences of any turbulent flow, sheet resistance uniformity can be controlledwithin2%
across an individual semiconductorwafer and within3% across a boat ofwafers PJ.
The compounds which make up the PDS system ofdiffusion are silicon pyrophosphate
(SiP207) and boron nitride (BN). Each source, although similar in appearance, requires different
processing procedures in order to be used as a high-performancemethod ofdiffusion. The bulk of
this report will be an introduction to the PDS system ofdiffusion, describing in detail the proper
handling, activation, and diffusion techniques required to correctly use these sources.
CHAPTERI
THEPDS-PHOSPHOROUS SYSTEM
System Reactions
There are three types ofphosphorous sources; PH-950, PH-1000N, and.PH-1025. Each
source consists of the active component silicon pyrophosphate (SiP207) and a binder. The
difference between each source is in themixture ratio ofdie two components. Therefore, a PH-
950 source consisting primarily of silicon pyrophosphate is active in a lower temperature range
than either PH-1000N or PH-1025 sources.
Dopant transfer occurswhen the silicon pyrophosphate thermallydecomposes generating
the dopant species phosphorus pentoxide (P2Q5). Phosphorous pentoxide evolves from the source
byjJsecijEolatilizarionwhile silicon dioxide, a by-product of the reaction, remains on the source
rafer. At room
SiP207+ heat> P2O5 + Si02 (1) ^&>'
\.
temperature the dopant species P2Q5 is a glass with a characteristicmelting point at 360C The
diffusion ambient allows P2OS to exists in its vapor state; thus, promoting themass transferof the
dopant along a concentration gradient between the source and siliconwafers.
Fick's first law (Eq. 2) describes themovement of the dopant to the siliconwafer,where J
is the diffusion flux of the dopant species, a; Dab is the diffusivity ofa through the ambient b;
Ca is themolar concentration ofa; and x is a distance coordinate. A stationarymedium between
J = -Dab(6Ca/8x) (2)
the source and silicon wafers exist due to the stacking arrangement in the source boat The high
rates ofvaporization and the short distance that the dopantmust transfer lead to the rapid attainment
of the impurity solid solubility limitwithin the silicon. The ambient inwhich the dopants are
transferred is free of turbulentmotion since no carrier gas is used. Variations in sheet resistance
can be controlled within 2% across awafer and within3% across a run.
Source Preparation
Prior to any diffusion each sourcemust be properly activated. The activation procedure for
each of die phosphorous sources is a thermal anneal as describe in Table 2. The purpose of the
activation cycle is to alleviate stress in the host substrate and remove residualmoisture retained by
the source.
The activation proceduremay be carried out several times during die lifetime ofa source. If
a source has not been used for several weeks or has been removed from die diffusion furnace it
must be reactivated prior to its use. Overnight storage in a dry box or diffusion furnace at 500-
700C requires a 1 hour anneal at the process temperature. The practice ofreactivation and daily
anneal allows the user to establish rigid specification for the process.
tamping. A base temperature atwhich all deposition cycles begin is 800C The sources are not
active at this temperature so nodopant transferwill occur. During the ramping step the temperature
within the furnacewill approach die lower temperaturemim of the source; set at75^ below a
source's derigiiatedtetnpenuiirehmk. At this point the active component in die source will begin
to brake down and generate die volatile dopant species P2Q5. Once the soak temperature is reached
the rate ofdopant vaporization wDl be at raimimi promoting the dopant transferalong die
concentration gradient between the source and die silicon wafer.
PDS-Phosphorus
Activation /Deposition
STEP TEMP TIME GAS
(oC) (min)
PiishA Recovery 800 30 dryN2(5slpm)
Ramp-Up 800 -xxx 5 CAmn dryN2
Soak xxx ** dryN2
Ramp-Down xxx -800 10C/min dryN2
Pull 800 15 dryN2
Storage 600 dry N2 (2 slpm)
(xxx, ** - predetermined process temperature and time dependent
on die desired sheet resistance.)
Table 3
Upon completion of the soak step, die furnace controller wDl begin to return the furnace to
the base temperature of800C This step in the sequence is critical, since the impurity atoms will
continue to diffuse in the silicon substrate effecting the final sheet resistance and junction depth.
Table 3 suggests a cool down rate of 10C/min; however, die furnace's natural cooling ratewill be
the determining factor effecting this parameter (seeAppendixA).
Once the wafers are pulled from the furnace and the run is complete, precautionsmust be
taken to store the sources correctly. Themost effective storing procedure is to return the souces to
die furnace at a reduce temperature and gas flow of600C and 2 slpm respectively. Storing the
sources in thismanner eliminates die threat ofmoisturedamage caused by humidity changes in the
laboratory. If the furnace capacity is not available, storage in an oven ordry box is also
acceptable. In any case, prior to reusing the sources each must be annealed for at least one hour at
the process temperature. Extended periodswere the wafers are not in usewill require a complete
reactivation. It is not uncommon to repeat die activation cycle several timesm the lifetime ofa
source.
Process Evaluation
The average glass transfer, the average sheet resistance, and the impurity profile junction
depth are the three parameters used in the evaluation of the deposition cycle. The average thickness
of the P2O5 glass deposited onto a silicon wafer is determined through ellipsometery using a
refractive index value of 130. The average sheet resistance of die diffused layer can be determined
with a four point probe after the testwafers have been deglazed. Since die deposited impurity layer
is a glass dipping thewafers in a 10:1 solution ofHFwill expose the bare silicon surface. When
measuring the sheet resistance ofaphosphorus diffusion it is important to take the sheet resistance
figure lmlh
BOTH SOURCE WAFSS AND SHJOON WAFERS CAM BE LORDED
2KZD QUARTZ BOAT USBC
1WEEZER.*
Figure 1-1B - *
* Figures 1-1A and 1-1B were aupplied by Janes K. Dalcin
Applications Engineer for Standard Oil's Engineered Materials Group.
readings in the dark or have die probe head covered with a black box to prevent erroneous readings
caused by the photogeneration ofcarriers. The simplest and quickest way to determine the
impurity junction is through die grove and stain technique (see Appendix B). Although this
method is destructive it is accuratewithin1% for junctions onemicron [5].
The collection of this data should be recorded for die specific run and also logged in a
record book for lifetime studies of the source. When used correcdy, any source can hist
approximately 500 hours ofprocessing time. Indications that a source is depleted will show up in
lower glass transfer? and higher sheet resistance readings for a standard deposition cycle. Once a
source is depleted it is no longer need and can be discarded in a waste bin.
CHAPTERn
PDS-BORON NITRIDE
System Reactions
The boron nitride system is dependent upon die oxidation ofdie boron nitride (BN) source
to supply the volatile dopant compound boron oxide, B2O3. The thin layer ofB2Q3 glass formed
over the sourcewaferwill act as the dopant source during the subsequent deposition process.
4BN + 302 > 2B203 + 2N2 (3)
B2O3 + heat > B2O3 (vapor) (4)
Alone, theBN source is chemically stable at the deposition temperatures ; therefore, to achieve
repeatable control, the B2Q3 layermust be regenerated and stabilized prior each deposition cycle.
Similar to the n-type sources there exits three grades ofp-type sources; BN-975, BN-1 100,
and BN-1250. The difference between each source is dieBN to binder ratio,withme binder being
composedmosdy boron oxide. Aswith the phosphorous sources, die designation number
assigned to each source indicates its upper temperature limit Using a source out of die suggested
temperature range will result in a degradation of sheet resistance uniformity in addition to
shortening the lifetime of the source.
The basic principles ofplanar source diffusion as an in-situ dopant source for silicon IC
fabrication are similar for both phosphorus and boron systems. However, the chemistry ofeach
system is quite different considering the phosphorus source requires littlemaintenance other than
periodic reactivation due to sporadic use. In contrast, the boron nitride (BN) sources require
constant maintenance in order to regenerate the dopant oxide layer. This difference results in
slighdymore complex handling procedures for the BN sources. The preceding sectionswill
elaborate on the proper techniques required to use the BN planar source effectively.
Source Preparation
Prior to any diffusion each sourcemust be properly activated and stabilized. The activation
procedure generates a layer ofboron oxide from the thermally stable boron nitride source. During
a subsequent deposition cycle the dopant layerwill evaporate from the surface of the source wafers
depositing itselfon adjcent silicon wafers.
Stabilization is a thermal anneal after activation. Thepurpose ofdie sta*wHfa" k tn
achieve a uniform layer ofdopant glass across the source wafer. Stabilizing the source after
ledvatidri and prior to any subsequent diffusion assures rigid sheet resistance uniformity and lot to
lot repeatability. Tables 4 and 5 show the proper activation cycles for the BN sources.
Included in each activation procedure is dry bake. This step will remove residual
background moisture from the system. The oxidized rxxro nitride source is sensitive tomoisture
and ambient humidity. Boron oxideih the presence ofwater vaporwill react to frommetabolic
acid (Eq. 5). The vapor pressure of themetaboric acid is significandy higher than that of the boron
cxJde7Tms higher vapor pressure leads to a higher dlffugvityofaboronridicompCTirdrnaking
me predeposit process difficult to control . Themechanicsof this reaction are favorable when the
moisturcieve] in die system can be cofHrblled. An alternative process known as die^hydiBgen-jgncction*
process utilizes the above reaction to obtain significant improvements in dopant transfer.
ine "H2-mjection" process will be discussed in the next chapterof this report
B2O3 + H2O>2HB02 (5)
STEP
Bake
Oxidation
Stabilize
Storage
BN-975
Activation /Stabilization
TEMP
(oC)
TIME
(min)
350-400 60-90
900-950 30
At Use Temp. 30
350-400 **
Table 4
GAS
dryN2
dry 02
dryN2
dryN2
STEP
Bake
Oxidation
Stabilize
Storage
BN-1100&BN-1250
Activation /Stabilization
TEMP
(oC)
TIME
(min)
GAS
350-400 60-90 dryN2
1000 30 dry02
1100 or 1250 1200(20hrs) dryN2
350-400 * dryN2
Table 5
The Deposition Cycle
The selection ofwhich boron source is best suited for a specific diffusion process is based
on the same criteria used to select a phosphorus source: (1) the target sheet resistance and (2) the
temperature at which the diffusion is to take place. Characterization curves, relating sheet
resistance to soak time and temperature are use to establish the vital parameters ofa deposition
process for a desired sheet resistance.
The specialized quartz boat used to hold the boron planar sources and silicon wafers is
similar tomat used in the deposition of the phosphorus impurity atoms. However, because of the
physical difference between the two sources the slot widths in die source boats are different. In
oraertoprevent confusion between the boats theirphyacaldesigris are alro different Theboron
source boats are constructed as amedium profile earner were the phosphorus boat&nse the low
profile design. This is shown in Fig. 2-la and 2-lb. The basic function ofeach boat remains
unchanged.
3"WaferDiameter
8 x 12mmTube
8mm Rods
BNMedium Profile Carrier
Figure 2-la
FrontView
3"Wafer Diameter
8 x 12mmTube
8mmRods
Phosphorus Low Profile Carrier
Figure 2-lb
Another important difference between die phosphorus and the boron deposition cycles is in
the ambient gas flow. Although the total gas flow remains fixed afcslpmjthe boron deposition
cycle uses a 1 :1 mixture ofnitrogen to oxygen during both the pushandpull steps of the cycle.
Theminute presence ofoxygen helps to regenerate die dopant oxide layer both prior to and after
roe soak step. Ims proceaure neips to prevent the source from becoming depleted after it has been
acdvaicd. In addition, a flow rate set at 5 slpm serves to block the backflow ofcontaminants into
the diffusion tube and to fill the annular region between the tube wall and the periphery of the
wafers.Therefore, dopant transfer from the sourcewafers occurs in an essentiallymotionless
ambient between the source and semiconductorwafers.
PDS-Boron Nitride
Deposition
STEP TEMP TIME GAS
(oC) (min)
Push & Recovery 800 30 N2:02 (5 slpm)
Stabilize 800 15 dry N2
Ramp-Up 800 -xxx 5 <<ymin dryN2
Soak xxx *** dryN2
Ramp-Down xxx -800 lOoQmin dryN2
Pull 800 15 N2:02 (5 slpm)
dry N2 (2 slpm)Storage 600
(xxx, *** - predetermined process temperature and time dependent on
the desired sheet resistance.)
Table 6
A common problem associated with the use ofdie boron sources is over oxidation. The
build up ofexcessive amounts B2O3 will result in a nonuniform dopant layer on the sourcewafer.
This nonuniform dopant layerwill result an uneven transfer ofdopant glass to die silicon wafer
causing poor sheet resistance uniformity. Stabilizing the source wafers at the process temperature
in a non-oxidizing ambient for a period of 1 or 2 hours prior to a deposition will help to alleviate
this problem. A stabilization step has also been added to the deposition cycle to assure the dopant
oxide layer is uniform after die recovery step has been completed. The periodic reactivation of the
sourceswill become necessary only if the sheet resistance uniformity cannot be controlled through
stabilization.
Storing the source wafers comedy is an important step in preventing the excessive build up
of dopant oxide. Themost effective storing technique is to return the sources to the furnace at a
reduce temperature and gas flow of400C and 2 slpm respectively. Storing die sources in this
manner eliminates the threat ofmoisture damage caused by humidity changes in the laboratory. If
the furnace capacity is not available, storage in an oven or dry box is also acceptable. A dry
nitrogen purge should be used with all three of the storage techniques. Prior to reusing the sources
eachmust be stabilized in an non-oxidizing ambient for at least one hour at die process
temperature. Extended periods were diewafers are not in use will require a complete reactivation.
It is not imcommon to repeat the activation cycle several times in the lifetime ofa source.
Process Evaluation
The average glass transfer, die average sheet resistance, and die impurity profile junction
depth are the three parameters used in die evaluation of the deposition cycle. The average thickness
of the deposited B2O3 glass is determined by ellrpsoDKteryusmg a refractive index value of 1.64
[7]. The average sheet resistance ofa testwafer can be deteraiined only after ttje deposited dopant
glass is removed. The removal of die dopant glass from the siliconwafers requires a one minute
dip in a solution of. 10:1 HF. Still present on diewafers will be an unetchable silicon boron
complex (Si-B). This complex, typically 200 A thick, can be removed through akmjemperature
oxidation (LTO) followed by a second deglaze ffi). The function of die LTO is to rapidly oxidize
the Si-B layer and a thin layer of surface silicon allowingminmal dopant diffusion. Table 7 shows
an LTO process, run in steam for 15minutes at 750G Empircal studies must be performed in
order to determine die optimumLTO cycle necessary to remove the Si-B complex formed during a
specific deposition process.
LowTemperatureOxidation
(LTO)
STEP TEMP TIME GAS
(oC) (min)
Push 750 15 N2:02(5slpm)
Oxidation 750 15 steam
Pull 750 15 N2:02(5slpm)
Storage 600 dry N2 (2 slpm)
Table 7
Sheet resistance readings taken prior to die LTO will be lower than readings taken after the
Si-B layer is removed. This is due to the fart that die fourpoint probe ismeasuring die lower
resistivity of the Si-B layer in parallel with the diffused layer beneath it In order qualify a process,
sheet resistance measurement taken prior to die LTO are valid in order to determine the amount of
resistivity shift thatwill occur afterLTO.
?The simplest and quickest way to determine the impurity junction is through the grove and stain
technique (seeAppendix 1 ). Although thismethod is destructive it is accuratewithin1% for
junctions <s onemicron 15).^. fArsao^vO; * &
The collection of this data should be recorded for the specific run and also logged in a
record book for lifetime studies of the source. When used correcdy any source can last
approximately 500 hours ofprocessing time. Indications that a source is depletedwill show up in
lower glass transfers and higher sheet resistance readings for a standard deposition cycle. Once a
source is depleted it is no longer need and can be discarded in a waste bin.
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Layer
Met Chealcal Xaax*15
Etch off the oxide foraed during iaplant
Oxide
Boron Predepostlon for base
TeaperatureOOO TiaeOO t.rate*5.0 Solldsol Boron
Layer
Boron Predepostlon for base
Teaperature*950 TiaeOO t.rateO.O Boron Solldsol
Boron Predepostlon for base
Teeperature*950 Tiae*30 t.rate*-5.0 Boron solldsol
Layer
Met Chealcal XaaxO
This Is the LTO step to reduce base diffusion daaage
Teaperature*750 TlaeOS Het02
Beaoval of BSG
Oxide
Boron Drive-in plus field oxidation for phos. dlff
TeaperatureOlOO TiaeOO WetOZ
TeaperatureO150 TiaeOO Dry02
Oxide removal for rework
Oxide - '
Phos. Preuepostlun fot eaitter
Teaperature*600 TlaeOS t.rateO.O phosphor solldsol
Phos. Predepostlon for eaitter
Teaperature975 TiaeOO t.rateO.O phosphor solldsol
Phos. Predepostlon for eaitter
Teaperature>975 TlaeOS t.rte-5.0 phosphor solldsol
Layer
Met Chealcal XaaxO 5
beaoval of P56
Oxide
Phos. drive-in and CC aask
Teaperature'1050 TiaeOO Het02
CC opening
Layer
Met Chealcal XaaxOO
Structure FileOourelec. in
layer aaterlal type thickness dx dxaln top bottoa orientation
no. (aiicrons} (aiicrons) node node or grain alee
1 SILICON 9.2806 0.0750 0.0010 409 500 <100>
Integrated Dopant
;( r Met Total
uo. active . chealcal active chealcal
1 3.6159e+15 3.6371e+15 3.7639e+15 3.9851e*15
sua 3.6159e+15 3.6371e*15 3.7639e+15 3.96516*15
Integrated Dopant
layer BORON PHOSPHORUS
no. active chealcal active chealcal
1 7.3982e+13 7.3962e+13 3.6899e*15 3.9111e+15
sua 7.3982e*13 7.3982e*13 3.6899e*15 3.9111e*15
Junction Depths and Integrated Dopant
Concentrations for Each Diffused Region
Layer region type Junction depth net total
no. no. (alcrons) active Od chealcal Qd
1 4 n 0. 3.6201e+15 3.9637e*15
1 3 p 1.4151 5.8464e*12 1.1481e*13
1 2 n 2.5784 1.7227e*12 4.6577e+12
lip 7.2790 1.4160e+ll 1. 04456+12
t Chealcal Iapurity Profile
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Suprea-III
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version IB rev. 6626 t
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Coaaanda luput froa file: fourelel.ln
1... Title
2... Coaaent
3...
4.. . Initialise
5... Coaaent
6... Coaaent
7... *
6. .. Electrical
9... Bias
10... Bias
11... Bias
12... Eud
13... $
14... Coaaent
15... Plot
16... Stop
BIT l-vell Bipolar Electrical Slaulatlon
Andrew La Pletra
This is for fourth. out slaulatlon ^_
StructurefoureleC.~lu
This is where the physical structure is stored
Solve Folsaon's equation with the collector reaped
froa 0 to 20 volts in 2 volt steps
ExientO StepsOO f lle.outOourelec.out
LayerO Diffusion's v.MlnontyO DV.HlnorltyO
Layer*l Diffusion.2 v.HajorltyO DV.tfajorltyO
Layer1 Diffusion*! V.MinorltyO DV.Mlnorlty2
Plot lapurlty profile
Active Net Total
BIT N-well Bipolar Elevtrlual Slaulatlon
Andrew La Pletra
Thla la for fourth. out slaulatlon
This is where the physical structure is stored
Solve Polsson's equation with the collector raaped
froa 0 to 20 volts In 2 volt steps
ov)
Bequired Iterations
Step Layer legion Concentration
Holes Electrons
0.0006*00 3.066e*15
2.7766*13 5.0956*03
1.726e*04
7.7506*11
Conductivity
Hoiea Electrons
,000e*00 3.571e*02
296e*00 5.0326-09
4.5126*12 2.410e-09 1.4S0e*00
Sheet
Besistlvlty
2.4366*01
1.025e*03
1.295e*03
1.653e*0b 4.4026-01 2. 5B0O-07 1.707e*04
Bequired Iterations
Step Layer legion Concentration
Mules Electrons
0.0006*00
2.752e*13
0.0006*00
7.110ell
3.066e*15
0.0006*00
4.1946*12
0.0006*00
Conductivity
Boles
0.000e*00
7.193e00
0. 0006*00
4.0466-01
Electrons
3.571e*02
0.0006*00
1.3556*00
0.0006*00
Sheet
Besistlvlty
2.436e*01
1.039e*03
1.366e*03
1.6566*04
Bequired Iterations
Step Layer legion
10
Concentration
Holes Electrons
3 1 4 0.0006*00 3.066B* 15
3 1 3 2.7346*13 0.0006*00
3 1 2 0.0006*00 3.9666*12
3 1 1 6.6656*11 0.0006*00
Conductivity
Holes Electrons
0.0006*00 3.571e*02
7.i22e*oo o.oooe*oo
0.000e*00 1.267e00
3.7956-01 0.0006*00
Sheet
Besistlvlty
2.436e*01
1.050e*03
1.4606*03
1.960e*04
Bequired Iterations
Step Layer legion
10
Concentration
Holes Electrons
0006*00 3.0666*15
716e*13 0.000e*00
000e*00 3.7746*12
0
2
0
6.297eil
Conductivity
0.000e00
Holes
0.0006*00
7.0606*00
0.0006*00
3.5656-01
Electrons
3.571e*02
0.000e*00
1.2276*00
0.0006*00
Sheet
Besistlvlty
2.4366*01
1.0596*03
1.5316*03
2.0966*04
Bequired Iterations
Step Layer Begion
11
Concentration
Holes Electrons
0006*00 3.0666*15
7046*13 0.0006*00
0006*00 3.5996*12
0
2
0
5.9746*11
Conductivity
Holes Electrons
0.000e*00
0.0006*00
7.0056*00
0.000e*00
3.4016-01
3.5716*02
0.0006*00
1.173e*00
0.0006*00
Sheet
Besistlvlty
2.436e*01
1.0676*03
1.6016*03
2.2096*04
|0Nl
Bequired Iterations
Step Layer Begion
6
6
6
6
11
Concentration
Holes Electrons
0.0006*00
2.692e*lj
0.000e*00
5.662e*li
3.066e*15
0.000e*00
3.4466*12
0.0006*00
Conductivity
Holes
0.0006*00
6.9566*00
0.0006*00
3.235e-01
Electrons
3.5716*02
0.0006*00
1.1256*00
0.0006*00
Sheet
Besistlvlty
2.436e*01
1.0746*03
1.6696*03
2.322e*04
Bequired Iterations 12
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INTRODUCTION
This manual is for students and faculty interested in designing analog
integrated circuits with the intention of obtaining fabricated chips from
the Microelectronic Engineering department. Designs are fabricated using
a triple diffusion process that electrically isolates circuitry with an
implanted n-type well. The result is a bipolar process that is not capable
of high current output, but otherwise is a complete proess.
The circuitry is implemented into layout form using ICE. ICE, which stands
for Integrated Circuit Editor, is a CAD tool with the basic function of
drawing boxes and saving the locations in CALTECH Intermediate Format, or
CIF. Several different colors are used in ICE with each color representing
a different fabrication mask level. ICE knows which colors are assigned
to specific levels and other information such as design area by reading
a process file at the beginning of each ICE session. The RIT N-Well
bipolar fabrication service uses a five level process, and the levels are
defined as Nwell, base, emitter, cc (for contact cut) and metal. A buried
layer is also available for use with an epitaxial process. ICE is VAX
resident so it provides campus wide accessibility for students and faculty
using a VT240 or higher terminal. ICE can also be accessed via modem by
using a VT240 or higher software emulator.
ROCHESTER INSTITUTE OF TECHNOLOGY
DEPARTMENT OF MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
PROCESS OVERVIEW
OF
RIT N-WELL BIPOLAR PROCESS
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LAYOUT GUIDELINES
1.0 The chip size is 4000 by 4000 micrometers. A 250 micrometer
region along the left side and 300 micrometer along the bottom are
reserved for alignment marks, resolution targets, 'test structures,
etc. leaving 3750 by 3700 micrometer region for the designer.
2.0 When using ICE only use layer names given in the process
file, NWELLJBIPOLAR. ICE That is : METAL, EMITTER, NWELL, BASE,
and CC. To get a copy of this file into your account type
COPY USER7: [MICROLIB. ICE. BIPOLAR ]NWELL_BIPOLAR. ICE *.*;*
3.0 Since the n-well diffusion is very deep (6-10 micrometers)
and lateral diffusion is approximately the same, adjacent n-well
regions should be separated by 30 micrometers.
4.0 To minimize the number of n-well regions it is possible to
place diffused base resistors in the same n-well; Transistors with
collectors connected together can go in the same n-well.
5.0 An n+ and metal contact must be made to each n-well and
connected to a positive voltage with respect to the substrate to
keep the n-well substrate junction reverse biased.
6.0 Several substrate contacts should be provided to connect the
p-type substrate to the most negative supply voltage.
7.0 Aluminum bonding pads should be 100X100 micrometer. A
standard pad location is recommended so that the probe cards
already available can be used. (See cell library)
8.0 Each n-well should be surrounded by a diffused p-type guard
ring (the base diffusion). This p-type diffusion can be as small
as 10 micrometer wide located in the center of the 30 micrometer
wide space between n-wells. This ensures that the wafer surface
has enough boron to prevent depletion during oxide growth and
possible inversion.
9.0 Emitter diffused crossunders can be used. Supply lines
should be metal not diffusion. If they must crossunder make a
short wide crossunder.
10.0 Diffused base resistors can be a minimum of 10 micrometers
wide, however the width is comparable to the lateral diffusion
(and junction depth) of about 3 micrometers on each side and
therefore the side wall conductance is significant. Sheet
resistances given by wide structures, four point probe or Van der
Paw techniques do not account for the sidewall conductances.
R = l/(2*(GsideL/L) + W/Rhos*L) + 2*Rc + 2*Rt
where Re is the aluminum to silicon contact resistance of
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
about 1.24E-4 mho/um2
Rt is the termination resistance of about 0."B5*Rhos for
W x W, 3W x 3W design.
Rhos is the sheet resistance from four point probe
L is the resistor length
W is the resistor width
GsideL is the sidewall conductance per unit length and is
calculated knowing the diffusion profile (try 0.1 mho
micrometers if profile is not known)
Example: Given Rhos=35 ohm, W=10 um, find L for a 3000 ohm resistor.
3000 = L/(2*(0.1)+10/35) + 2/ (10*10*1 . 24e-4 ) +2*. 65*35
3000 = L/.4B6 + 161 + 45.5
L = 1358 micrometers
#
11.0 Use letters to create labels for VIN, VOUT, VDD, VEE, GND
etc. A set of letters can be obtained from the cell library.
12.0 Resolution targets, alignment marks and test structures need
to be included and can be obtained from the cell library.
13.0 Mann files need to be generated and these are electronically
mailed to the factory for maskmaking.
14.0 Plot files can be made and plots of the circuit made for
checking.
ROCHESTER INSTITUTE OF TECHNOLOGY
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SAMPLE NPN TRANSISTOR LAYOUT
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ICE; GETTING STARTED
ICE is a computer program that was written by Taylor Hogan for use
by integrated circuit designers at RIT. The program -allows the
creation and editing of integrated circuits. It is limited to 16
layers and to rectangular boxes and traces. It is easy to learn
and is available on any graphics terminal connected to the RIT VAX
system by typing the command ICE. In addition ICE will generate
the files needed to run the pattern generator which is the first
step in maskmaking in the RIT integrated circuit laboratory.
Procedure :
1.0 Log onto your account from a graphics terminal (VT240,VT340)
2.0 Create a subdirectory to keep your ICE design files
together.
3.0 Copy process file: NWELL BIPOLAR. ICE
Copy cell library: NWELL*. CIF
Copy color set up: ICEC0L0RS.COM
Copy letters : Z*.CIF
4.0 Type TYPE ICEC0L0RS.COM to set up colors for a VT240 or VT340
5.0 Type ICE
6.0 Type NWELL_BI POLAR. ICE
7.0 Type GIGI
8.0 Use ice commands such as LAYER BASE
BOX
ZOOM
BOX
RIT_BIP0LAR_5_LEVEL_PR0CESS_NWELL_BIP0LAR.ICE
chip width = 4000 chip height = 4000
7 layers
layer aetal 0 anti regions
-lot 1 graphics 1
layer emitter 1 anti regions
0 300 250 1700
plot 2 graphics 2
layer nvell 1 anti regions
0 300 250 1700
plot 3 graphics 3
layer base 1 anti regions
0 300 250 1700
plot 4 graphics 4
layer extra 0 anti regions
plot 5 graphics 5
layer burled 0 anti regions
plot 6 graphics 6
layer cc 1 anti regions
0 300 250 1700
plot 7 graphics 7
1 color
o color
color
4 color
5 color
6 color
7 color
8 color
9 color
10 color
11 color
12 color
13 color
14 color
15 color
16 color
1 pen 3
2 pen 2
3 pen 3
4 pen 4
5 pen 5
6 pen 6
7 pen 1
8 pen 8
1 pen 1
2 pen 2
3 pen 3
4 pen 4
5 pen 5
6 pen 6
7 pen 7
8 pen 8
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
fill
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
angle
space
space
space
space
space
space
space
space
space
space
space
space
space
space
space
space
ICE REFERENCE SHEET
To begin, run the ICECOLORS.COM program and type ICE at the VAX prompt
* @ICEC0L0RS
S ICE
It will return with ENTER PROCESS FILENAME:
Enter XXX. ICE where XXX corresponds to a particular fabrication process
It will return with ICE> prompt. Type GIGI at the prompt.
LOGICAL COMMANDS
BOX <layer name) - Used to draw a box on a given level. Defaults
to presently defined laver
CLONE - Copies the last selected or grouped svmbol. Hit return
twice to discontinue.
DELETE - Removes the last selected or arouped symbol.
GROUP - Forms one symbol from selected objects.
LAYER <layer name) - Defines which level is being used
MOVE - Moves a selected object to a desired location
MX or MY - Mirrors selected object about X or Y axis
SELECT <layer names) - Used to pick-up an one or several objects.
If Layer names are specified it will only pick-up items
from those layers. Defaults to selecting items on all
layers .
TRACE [width] - Used to make a standard width box on defined laver.
SCREEN COMMANDS
REDRAW - Refreshes screen
RESET - Returns drawing to original size
SHOW <Layer name) - Shows specified layers on screen. SHOW *>
shows all layers.
SYMDISP - Displays current selected symbol in lower right blue ocx.
ZOOM <scale factor) - Magnifies or demagnifies screen. The scale
factor must be and integer and defaults to -+2
( 2 times size ) .
FILE MANAGEMENT
SYMIN [filename] - Brings a previously designed symbol into desicr,
space. The symbol can be positioned as desired.
PROJIN [fn] - Brings design into design space as designed.
SYMOUT [fn] - Saves the last A&SELECTED\& objects and places them into
a .CIF file. Remember to select the WHOLE desian soace
to save the design.
PROJOUT [fn] - Saves whatever is in current design space
POST PROCESSORS
Paae 2
PLOT [fn] - creates HP plotter file on all desian levels. Make sure
that the plotter is set to give proper scaling
MANN [fn] [layer name] - Creates files used to make masks for
fabrication. One file reauired for each
level~
CURSOR RESOLUTION
To change the movement step of the cursor hit 1 - 1 um , 2-10um, 3-100um or
4-1000um steps whenever the cursor appears on the screen. When ICE is
first started it will come up in 50um steps.
HINTS:
Do not use the arrow keys to repeat commands.
Make sure the design is selected before it it saved.
Instead of using PROJOUT place a lum by 1 um box, on any layer, on
the lower left corner of the design space.
Make sure to burst an old design when bringing it into a design
space. If this is not done, revisions cannot be make on previous
work .
For very large designs show only one or two layers when resettino. to
move to a different section of the design. This saves redrawing
time .
Bring in extraneous sections such as resolution targets and alianment
marks last. This will again save on redrawing time.
The upper right blue box shows the area of the design space bema
used .
vV*v
ICE Is an acronym for Integrated Circuit Editor. The
program was created by Taylor Began during the 1984-1985
academic year. Since then, Taylor has made many enhance
ments resulting in the current version of ICE*
This manual was written by Tom Hutting as part of his
M.S. Degree requirements.
tRTFODOCTIOn
The Integrated Circuit Editor (ICE) program provides the
sans for a user to create "artwork" necessary for
integrated circuit layouts .The program resides on a
mainframe computer and is accessed through graphics
terminals on a time sharing basis, allowing simultaneous
access by several users.
ICE uses Caltech Intermediate Format (CIP) to store data,
this allows for an interface capability to any pre or post
*"'
processors which utilize CIF format. A post processor which
has been designed to Interface with ICE is the MANN generator.
This program transforms the CIF file into a MANN format file
which subsequently controls a MANN mask generator.
Designing IC masks via ICE is based on a heirarchal philosophy,
primitive symbols (rectangles) are grouped to form more complex
structures. These structures can then be saved in and recalled
from the users disk storage area. There are several commands
available to the user which allow a variety of linear
transformations (move,clone,mirror,rotate,etc.) to be performed
on these "symbols" .
ICE System Flow Chart
CIRCUIT AND/OP
DEVICE DESIGN
'FOUGB" HAND LAYOUT
"SYMBOL" GENERATION
OF INDIVIDUAL DEVICES
. AND/OR BASIC CIRCUIT BLOCKS
I
"ASSEMBLY" OF DEVICES/CIRCUIT
BLOCKS IN DSER AREA OF MASK
INTERCONNECTION (METAL TRACES)
'MANN" FILE GENERATION OF
INDIVIDUAL LEVELS
DOWNLOAD-"MANN"FILES TO
MANN PATTERN GENERATOR TO
CREATE IPX MASTER RETICLES
PBOTOREPEAT (WORKING MASK)
3MASK ALIGNERS
ICE SCREEN DESCRIPTION
nis is the CRT screen as viewed on a graphics terminal
CURRENT CURSOR
POSITION
(um)
DISTANCE FROM
LAST CURSOR
POSITION (um)
ICE
RESPONSE
COMMAND ENTRY
LINE
ACTIVE LAYER
. MAKE
ZOOM WINDOW
iDepicts
region being
viewed durinci
ZOOM)
CURRENT SYMBOL DISPLAY
Active after a SYMDISP
command
ACTIVE WINDOW- size dependent
on process file and ZOOM conditions
( tere are three basic file types the user has interaction withNwhcn using ICE; Process files, CIF files and MANN files.
Appendix A,B,and C contain full descriptions and examples of
these files, the following is a summary of each file type.
PROCESS FILES:
A process file is a user selected/created text
file which defines a number of parameters required by
ICE. These are chip width and height, layer names and
antiregions,and the name(s) of any MANN file(s) which
are to be included when generating
"artwork" MANN files.
The user is prompted to identify the process file to
be used at the beginning of each ICE session.
CIF FILES:
There are two types of CIF files, symbol and
project. A symbol file contains the information required
by ICE to construct a single symbol, such as 'a transistor.
This single symbol may be a grouping of many graphical
primitives (rectangles) which reside on more than one
layer.
A project file contains all of the information
pertaining to a particular project,such as a fully
integrated opamp.The project file usually contains many
different symbols - transistors,metal traces,registration
marks,graphics .etc.
CIF files are readable, they may also be editted
so that a scaling of geometries takes place.
MANN FILES:
A MANN file contains the information required by
a MANN pattern generator to properly e<ose a reticle
to be used in IC mask fabrication. The MANN file is
generated from a CIF file and pertains to only one layer
of a project. The MANN file is readable .containing a
series of "flash" instructions which control the (x,y)
location, the width and height,and the angle of each
exposure .
COMMANDS
here are six basic command types in ICE, they are categorized
as follows:
Graphical Primitives- commands which create the most basic
types of cells.
Symbol Editing- commands which allow the user to perform
a number of different linear transformations on symbols
such as moving, and rotating so that higher level
symbols can be created.
Screen Commands- control the scale and content of the
information being displayed.
Cursor Resolution- control the resolution of the cursor
step when using the arrow keys.
File Management- provide for the reading and writing of
CIF files from/to memory.
Post Processors- provide for additional processing of CIF
files such as MANN file generation and PLOT file generation.
The following pages describe the currently available commands
in each of these categories.
The command syntax is as follows:
OPPERJCASE command
lower'
case *> required arguement
Ix,y,z~)
* one Of x,y or z required
< > * enfcional arauement
GRAPHICAL^PRIFIITIVES
"T>X <layer_nane>
The BOX command allows the user to create a rectangle
of specific height, width and location on the currently defined layer.
If the optional layer name is specified, the layer will be changed
to that specified, an? the rectangle will be drawn on this new layer.
The BOX command prompts the user for:
1) The first corner of the rectangle,
2) The diagonal corner of the rectangle.
The, (X,Y) position readouts become active upon the initiation
of the BOX command, aiding the user in positioning the first corner
of the rectangle. The return key then locks in this first corner
position, and the (dx,dy) display is reset to 0,0. The arrow keys
and optional cursor resolution keys are then used to obtain the
desired width and height of the box. The (dx,dy) display shows the
distance the cursor is from the first corner location. The return
key is used to lock in the second (diagonal) corner of the box,
terminating the BOX command.
TRACE tracejwidth <layer_nane>
The TRACE command is used to draw paths of rectangles, the
width of the trace being the required arguement tracejwidth, which
is in um. This command is very useful for interconnecting various
Jevices on a circuit.
The TRACE command prompts the user for:
1) The beginning of the trace,
2) The end of the trace.
l:<e (X,Y) and (dx,dy) displays are active during a 'trace
command, aiding the user in determining trace length and position.
The trace be located with respect to its' beginning and ending
points as shown below.
.5 trace
"4fc
5 trace width
The TRACE command is limited to drawing stricly horizontal and
vertical rectangles.
The system will continue to prompt for beginning and ending
points until the user specifics identical beginning and ending
points. If continuous traces are desired, then the beginning point
of the continuation should be specified to be the end point of the
previous trace.
*- The width of the trace can only be modified by entering
a new trace command with another width specification.
SYHBOL_EpITING
SELECT <layer__namc> <layerjname> <layer__name> ...
The select command~al lows the user to specify the
_urrent set of selected symbol(s), the optional layer name
arguement(s) provides for the capability of selecting only
those symbol(s) resident in the specified layer(s).
The SELECT command prompts the user for:
1) The first corner of the select area, .
2] The second (diagonal) corner of the select;
area.
The symbols that lie totally within the specified
rectangular "bounding box" become the current set of selected
symbols .The SELECT command selects symbols from all layers
contained within the box if no layerjname(s) is(are) specified
The system will report the number of"symbols that it finds to be
within the described rectangle.
The select command is often used before other symbol
edit commands in order to specify which symbol (or symbols)
is (are) to be editted. If more than one symbol is to be further
editted, these must be GROUPed first.
GROUP
The GROUP command will always immediately follow a SELECT
command,
its' function is to integrate all of the selected symbols
into one new symbol .This is used when multiple symbols form the
basis of a new symbol. The GROUPed symbol becomes the current
elected symbol.
BURST
The BURST command is used to logically break the currently
selected symbol down one level of GROUPing. Multiple BURST commands
may be required to break a symbol down to
its' most primitive forms,
depending upon how the symbol was created. Only one symbol may be
selected to be burst at a time, only complex (ie. previously
grouped) symbols may be BURSTed.
MOVE
The MOVE command changes the location of the currently
elected symbol .
The MOVE command prompts the user for:
1) The new lower left corner of the symbol.
The new position for the symbol may be specified prior to
executing the MOVE command by using the POSITION command, or after
prompting by using the arrow and cursor resolution keys. The symbol
is after keying in a RET.
DELETE
The DELETE command removes the currently selected symbol
from the design. Only one symbol nay be deleted at a time, the
-jrrently selected symbol is undefined after the DELETE command
executed.
CLONE
The CLONE command is used to copy the currently selected
symbol into other regions of the design.
The CLONE command prompts the user for:
1) The new lower left corner of the clone item.
The new position for the clone item may be specified prior
to executing the command by using the POSITION command, or after
prompting by using the arrow cursor resolution keys. A PET
places the cloned item at the new location, and the system prompts
for a new lower left corner position. This allows for multiple
cloning of the same symbol in many locations. The CLONE command
is terminated by CLONE ing a symbol in the same location twice.
POSITION x y
The POSITION command allows the user to specify the current
location of the cursor. The required arguements x y are the
Cartesion coordinates of the desired cursor location in um. This
command is useful for determining the exact starting location for
the BOX and TRACE commands, and the exact desired location for
MOVE ing or CLONE ing a symbol to.
ORIENT (1,2,3)
The ORIENT command will rotate the currently selected symbol
bout the center of its' "bounding box" through one of three possible
angles. These angles are:
1: 90 degrees ccw
2: 160 degrees ccw
3: 270 degrees ccw
The currently selected symbol becomes the reORIENTed symbol
after execution of this command.
6
MX
The MX command "mirrors" the currently selected symbol along
the X axis (or about the y axis). The symbol is mirrored about a
ertical line bisecting the "bounding box" of the symbol. The figure
low depicts the operation of this command.
after
{Vertical Bisecting
r^Line
The currently selected symbol becomes the
"mirrored"
symbol
after execution of this command.
MY
The MY command is the same as the MX command except that the
symbol is mirrored about a horizontal line bisecting the "bounding
i>box"
of the symbol.
LAYER laycrjname
The"~LAYER command defines the current layer , all subsequent
graphical primitives will be drawn on this layer. The current layer
name is shown in the upper right hand corner of the screen. The
current layer can be changed by cither issuing a new LAYER command
or by specifying the optional laycrjname when using the BOX or
TRACE commands.
""
SCREENjrOHMANDS
ZOOM <scale_factor>
The ZOOM command allows the user to zoom in or out on a
particular region of the design so that a more detailed .view can
be obtained. The optional scale factor lets the user specify the
amount of magnification to be used. The scale factor must be an
integer, either positive or negative. Positive scale factors
magnify, negative scale factors de-magnify. The default value
for seale_factor is
The ZOOM command prompts the user for:
1) The center of the desired window.
The center of the desired window is transformed into
the center of the magnified or de-magnified window, the window
is a square box.
RESET
The RESET command redraws the design at zoom factor 1,
ie., the original scale factor.
REDRAW
The REDRAW command redraws the design at the current
scale factor.
SHOW <layer_nane> <layer_name> <layer name> ...
The""SHOW redraws the Besign at the current
scale factor, but only those layers -pecified will be shown.
This Ts very useful in reducing the clutter on the screen
when working on only one or two layers of interest. Any
number of layers may be selected,when no layerjname(s) is
(sre) specified all layers arc shown.
~*
If a primitive command .is executed on a layer not
specified by the latest SHOW command, the new symbol will
not-bc visible.
SYMDISP
The SYMDISP command allows the user to see the currently
elected symbol in the lower right display window of the screen. The
symbol is displayed such that its' "bounding box" just fits inside
of the display window, therefore it is not at the same scale factor
s 'the rest of the design. Any subsequent commands disable tKe
SYMDISP function. .
10
CURSOR RESOLUTION
Baaaaa*Baaaa aa aaa aaa>
,2,3,4)
The cursor resolution commands set the current dimension
the cursor will move when an arrow key is pressed. The values'
associated with each of the arguements are:
1:1 micron
2: 10 microns
3: 100 microns
4: 1000 microns
The resolution can be changed in any sequence desired,
these commands are only used in conjunction with the arrow keys.
The last resolution selected remains in effect until a new value
is selected.
Example :
To move the cursor to the right by 436 microns,
key in the following sequence-
3--*-- 2-->->
100um*4 10um*3 lum*6
11
FILE MANAGEMENT
PROJIN file_name
The">ROJIN command will retreive the CIF project file
specified by file_name, and place it into the ICE workspace. Anything
currently existing in the ICE workspace will be deleted. A project
file may consist of several symbols, and is usually an entire
design.
PROJOUT file name
The ?ROJOUT command will save the current design residing in
the ICE workspace in the CIF project file specified by f ile__name.CIF.
The ICE workspace will remain unaffected.
SYMIN file name
The SYMIN command will retreive the CIF symbol file
specified by filejname, and place it into the ICE workspace.
The SYMIN command will prompt the user for:
1) The lower left corner of the new symbol.
The lower left corner of the synbol may be specified prior
to execution of the SYMIN command by using the POSITION command,
or after execution by using the arrow keys and optional cursor
resolution keys. The RET key terminates the SYMIN command, and
places the symbol at the desired location.
SYMOUT filejname
The~SYMOUT command stores the currently selected symbol
into a CIF symbol file specified by file_nane.CIF. Only one symbol
may be saved with a SYMOUT command. This""command is used when
building a library of symbols that will be used repetetively.
12
|f)ST W*0CESSORS
l file name laycr__name
Tne MANN command will generate a MANN format file -of the layer
.n the current design specified by layer__name.This will be stored in
[he file specified by filejname. the name of the stored file will be
file name.MAN. The MANN format file will provide the
means" for
onminicating the information required by the MANN PATTERN GENERATOR
to expose 10X master reticles.
I (Also see APPENDIX C)
PLOT file name <layerjnarae> <layer__name> ...
Tne PLOT command will generate a PLOT format file of the
layer in the current design specified by layer__name. This will
be stored in the file specified by filejname, the name of the
stored file will be file_name.PLT.
CURRENTLY UNAVAILABLE
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ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL LIBRARY
The cell library is a collection of device designes that have been
used in the past and have been characterized. These devices can
range from individual transistors or resistors -to operational
amplifies or differential amplifiers. These cells can be used as
building blocks (macrocells) in other circuits. When in ICE use
the command "SYMIN filename" without quotes. The cell file must
be in your account. Current cells are located in the department
computer account MICROLIB. To copy these files to your account
type
COPY USER7!MICR0Lib. ICE.BIPOLARfilemane. extension *.*;*
The filenames should all begin with NWELL. For example:
NWELL_5MALLNPN . CIF
NWELL_SMALLPNP . CIF
NWELL_TESTDEVICES . CI F
NWELL_PADS.CIF
NWELL_30000HM.CIF
Using the NWELL*. CIF for filename. extension will result in a copy
of all files. The extension CIF stands for Cal Tech Intermediate
Form which is a standard format for storing layout data. When
using the SYMIN command in the ICE editor the extension .CIF is
not used.
There are 36 CIF files that can be used to create letters and
numbers for labeling your layout. These are called Z#.CIF where #
is the number 0 to 9 or letter A to Z. These may also be copied
to your account for your use.
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
SPICE PARAMETERS: NPN BIPOLAR TRANSISTOR
PARAMETER
TRANSPORT SATURATION CURRENT
IDEAL MAXIMUM FORWARD BETA
FORWARD CURRENT EMISSION COEFFICIENT
FORWARD EARLY VOLTAGE
CORNER FOR FORWARD BETA HIGH CURRENT
B-E LEAKAGE SATURATION CURRENT
B-E LEAKAGE EMISSION COEFFICIENT
IDEAL MAXIMUM REVERSE BETA
REVERSE CURRENT EMISSION COEFFICIENT
REVERSE EARLY VOLTAGE
CORNER FOR REVERSE BETA ROLL-OFF
B-C LEAKAGE SATURATION CURRENT
B-C LEAKAGE EMISSION COEFFICIENT
ZERO BIAS RESISTANCE
CURRENT WHERE BASE RESISTANCE HALF
MINIMUM BASE RESISTANCE AT HIGH I
EMITTER RESISTANCE
COLLECTOR RESISTANCE
B-E AERO BIAS DEPLETION CAPACITANCE
B-E BUILT IN VOLTAGE
B-E JUNCTION EXPONENTIAL FACTOR
IDEAL FORWARD TRANSIT TIME
COEFFICIENT FOR BIAS DEPENDENCE OF TF
VOLTAGE DESCRIBING VBC DEPENDENCE TF
HIGH CURRENT PARAMETER EFFECT ON TF
EXCESS PHASE AT W=1/TF
B-C ZERO BIAS DEPLETION CAPACIATANCE
B-C BUILT-IN VOLTAGE
B-C JUNCTION EXPONENTIAL FACTOR
FRACTION OF B-C DEPLETION CAPACITANCE
IDEAL REVERSE TRANSIT TIME
ZERO BIAS C-SUB CAPACITANCE
SUB JUNCTION BUILT IN VOLTAGE
SUB JUNCTION EXPONENTIAL FACTOR
BETA TEMPERATURE EXPONENT (BF & BR)
ENERGY GAP FOR TEMP EFFECT ON IS
TEMP COEFFICIENT EFFECT ON IS
FLICKER-NOISE COEFFICIENT
FLICKER-NOISE EXPONENT
COEFFICIENT FOR FORWARD DEP CAP
1 IS
2 BF
3 NF
4 VAF
5 IKF
e ISE
7 NE
B BR
9 NR
10 VAR
11 IKR
12 ISC
13 NC
14 RB
15 IRB
16 RBM
17 RE
IB RC
19 CJE
20 VJE
21 MJE
22 TF
23 XTF
24 VTF
25 ITF
26 PTF
27 CJC
28 VJC
29 MJC
30 XCJC
31 TR
32 CJS
33 VJS
34 MJS
35 XTB
36 EG
37 XTI
38 KF
39 AF
40 FC
MPN SMALL
5.B6E-15
120
1 . 069
-75.0
800E-6
3.00E-15
1.591
0.959
1
6.14
2.69E-3
2.09E-15
1.04
600
NA
NA
8. IS
2 k
5.39E-13
.987
0.362
3.36E-10
NA
NA
NA
NA
1.14E-12
.753
0.177
1
5.0E-9
1.8E-12
.662
0.318
0
1.1
3
0
1
0.5
V
A
A
V
A
A
OHMS
A
OHMS
OHMS
OHMS
F
V
SEC
V
A
DEG
F
V
SEC
F
V
EV
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
SPICE PARAMETERS: PNP BIPOLAR TRANSISTOR
PARAMETER
TRANSPORT SATURATION CURRENT
IDEAL MAXIMUM FORWARD BETA
FORWARD CURRENT EMISSION COEFFICIENT
FORWARD EARLY VOLTAGE
CORNER FOR FORWARD BETA HIGH CURRENT
B-E LEAKAGE SATURATION CURRENT
B-E LEAKAGE EMISSION COEFFICIENT
IDEAL MAXIMUM REVERSE BETA
REVERSE CURRENT EMISSION COEFFICIENT
REVERSE EARLY VOLTAGE
CORNER FOR REVERSE BETA ROLL-OFF
B-C LEAKAGE SATURATION CURRENT
B-C LEAKAGE EMISSION COEFFICIENT
ZERO BIAS RESISTANCE
CURRENT WHERE BASE RESISTANCE HALF
MINIMUM BASE RESISTANCE AT HIGH I
EMITTER RESISTANCE
COLLECTOR RESISTANCE
B-E AERO BIAS DEPLETION CAPACITANCE
B-E BUILT IN VOLTAGE
B-E JUNCTION EXPONENTIAL FACTOR
IDEAL FORWARD TRANSIT TIME
COEFFICIENT FOR BIAS DEPENDENCE OF TF
VOLTAGE DESCRIBING VBC DEPENDENCE TF
HIGH CURRENT PARAMETER EFFECT ON TF
EXCESS PHASE AT W=1/TF
B-C ZERO BIAS DEPLETION CAPACIATANCE
B-C BUILT-IN VOLTAGE
B-C JUNCTION EXPONENTIAL FACTOR
FRACTION OF B-C DEPLETION CAPACITANCE
IDEAL REVERSE TRANSIT TIME
ZERO BIAS C-SUB CAPACITANCE
SUB JUNCTION BUILT IN VOLTAGE
SUB JUNCTION EXPONENTIAL FACTOR
BETA TEMPERATURE EXPONENT (BF & BR)
ENERGY GAP FOR TEMP EFFECT ON IS
TEMP COEFFICIENT EFFECT ON IS
FLICKER-NOISE COEFFICIENT
FLICKER-NOISE EXPONENT
COEFFICIENT FOR FORWARD DEP CAP
1 IS
2 BF
3 NF
4 VAF
5 IKF
6 ISE
7 NE
B BR
9 NR
10 VAR
11 IKR
12 ISC
13 NC
14 RB
15 IRB
16 RBM
17 RE
18 RC
19 CJE
20 VJE
21 MJE
22 TF
23 XTF
24 VTF
25 ITF
26 PTF
27 CJC
28 VJC
29 MJC
30 XCJC
31 TR
32 CJS
33 VJS
34 MJS
35 XTB
36 EG
37 XTI
38 KF
39 AF
40 FC
PNP SMALL
9E-15
40
T.069
120
B00E-6
3.00E-15
1.591
0.959
1
6.14
2.69E-3
2.09E-15
1.04
2 k
NA
NA
200
2 k
5.39E-13
.753
0.362
2.0E-10
NA
NA
'
NA
NA
l.BE-12
.662
0.177
1
5.0E-9
3.0E-12
0.472
0.318
0
1.1
3
0
1
0.5
V
A
A
V
A
A
OHMS
A
OHMS
OHMS
OHMS
F
V
SEC
V
A
DEG
F
V
SEC
F
V
EV
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
SPICE PARAMETERS: JUNCTION FIELD EFFECT TRANSISTORS
PARAMETER
1 VTO
2 BETA
3 LAMBDA i
4 RD
5 RS
6 CGS
7 CGD
8 PB
9 IS
10 KF
11 AF
12 FC
THRESHOLD VOLTAGE
TRANSCONDUCTANCE PARAMETER
CHANNEL LENGTH MODULATION
DRAIN OHMIC RESISTANCE
SOURCE OHMIC RESISTANCE
ZERO BIAS G-S JUNCTION CAP
ZERO BIAS G-D JUNCTION CAP
GATE JUNCTION POTENTIAL
GATE JUNCTION SATURATION CUR
FLICKER NOISE COEFFICIENT
FLICKER NOISE EXPONENT
COEFFICIENT FOR FORWARD-BIAS
DEPLETION CAPACITANCE FORMULA
P-CHANNEL UNITS
JFET
"2.0 V
1.25E-4 A/V**2
"0.01 1/V
100 OHM
100 OHM
2.0E-12 F
0.5E-12 F
0.7 V
1.0E-10 A
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
SPICE PARAMETERS: METAL GATE PMOS FIELD EFFECT TRANSISTOR
PARAMETER P-MOSFET UNITS
ENHANCEMENT
1 LEVEL
2 VTO
3 KP
4 GAMMA
5 PHI
6 LAMBDA
7 RD
B RS
9 CBD
10 CBS
11 IS
12 PB
13 CGSO
14 CGDO
15 CGBO
16 RSH
17 CJ
18 MJ
19 CJSW
20 MJSW
21 JS
22 TOX
23 NSUB
24 NSS
25 NFS
26 TPG
27 XJ
28 LD
29 UO
30 UCRIT
31 UEXP
32 UTRA
33 VMAX
34 NEFF
35 XQC
36 KF
37 AF
38 FC
39 DELTA
40 THETA
41 STATIC
42 KAPPA
ZERO-BIAS THRESHOLD VOLTAGE
TRANSCONDUCTANCE PARAMETER
BULK THRESHOLD PARAMETER
SURFACE POTENTIAL
CHANNEL-LENGHT MODULATION
DRAIN OHMIC RESISTANCE
SOURCE OHMIC RESISTANCE
ZERO-BIASED B-D JUNCTION CAP
ZERO-BIASED B-S JUNCTION CAP
BULK JUNCTION SATURATION CURRENT
BULK JUNCTION POTENTIAL
GATE SOURCE OVERLAP CAPACITANCE
GATE DRAIN OVERLAP CAPACITANCE
GATE BULK OVERLAP CAPACITANCE
D&S DIFFUSION SHEET RESISTANCE
ZERO BIAS JUNCTION BOTTOM CAP/AREA
BULK JUNCTION BOTTOM GRADING COEFF
ZERO BIAS BULK JUNCTION SIDEWALL CAP
BULK JUNCTION SIDEWALL GRADING COEFF
BULK JUNCTION SATURATION CURRENT/AREA
OXIDE THICKNESS
SUBSTRATE DOPING
SURFACE STATE DENSITY
FAST SURFACE STATE DENSITY
TYPE OF GATE
JUNCTION DEPTH
LATERAL DIFFUSION
SURFACE MOBILITY
CRITICAL FIELD FOR MOBILITY
CRITICAL FIELD EXPONENT FOR MOBILITY
TRANSVERSE FIELD COEFFICIENT
MAXIMUM DRIFT VELOCITY
TOTAL CHANNEL CHARGE
THIN OXIDE FLAG
FLICKER NOISE
FLICKER NOISE EXPONENT
COEFF FORWARD BIAS DEPLETION CAP
WIDTH EFFECT ON THRESHOLD VOLTAGE
MOBILITY MODULATION
FEEDBACK
SATURATION FIELD FACTOR
- V
;- A/V**2
- V**0.5
- V
3.05E-2 1/V
- OHM
- OHM
- F
- F
A
- V
1.6E-10 F/M
1.6E-10 F/M
1.7E-10 F/M
25.4 OHM/SQ
1.1E-4 F/M**2
0.5 -
5.0E-10 F/M
0.33 -
1E-12 A/M**2
635E-10 M
3.5E14 1/CM**3
0.5E11 1/CM**2
6.03E11 1/CM**2
0 -
3.000U M
3.000U M
241 CM**2/V
10000 V/CM
7.46E-3
100000 M/S
1.00E-2 -
1.037
1/V
STANDARD CELL LIBRARY LIST
10PAD. CIF
LLJPADS . CIF
LL TESTDEVICES . CIF
SMALLPNP . CIF
NMOS.CIF
LL PMOS.CIF
LL_I ILNOP.AND . CIF
LL_SMALLNPN.CIF
LL CUP.MIP. .CIF
VEPTPNP .CIF
LLJDARLINGTON . CIF
LL DIFFAMP .CIF
CNTP.ESX .CIF
LLRPLSXXX . CIF
LL~XXXQHMB .CIF
XXXOHME . CIF
JFET.CIF
OUTSTAGE .CIF
FINCHX. CIF
OPAMP .CIF
1 1. PMPLATX .CIF
LL ZX.CIF
Zl .CIF
LL 120x210. CIF
IMVERT .CIF
LVLSHFT. CIF
Standard 10 pad layout
40 pad layoout
Test devices surrounding chip layout-.
Small geometry pnp vertical transistor
NMOS transistor, metal gate -_
PMOS transistor, metal gate
IIL nor/and gate
Small geometry npn vertical transistor
200 uA current mirror
Small substrate vertical pnp transistor
An npn Darlington circuit
A differential amplifier
Contact resistance structures
Split cross structures
Various base level resistors
Various emitter level resistors
Junction field effect transistor
AE output stage
Various pinch resistors
Operational amplifier
Lateral PNP transistors
Labelling letters a through z
Labelling numbers 1 through 0
Large npn transistor
Inverter circuit
Levelshifter circuit
RIT symbol
(replace X)
(replace 1)
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELLNAME : NWELL PADS. CIF
DESCRIPTION: These are the desired pad locations for automatic
wafer testing.
CELL SIZE: 4000 by 4000 micrometer
CELL PLACEMENT: This cell must be placed at the origin x,y = (0,0)
LAYOUT:
(X, Y) = 0 0 (dX, dY) = 0 0
D DDDDDDDD D
D D
D D
D D
D D
D D
D D
D D
D D
D D
D D
D DDDDDDDD D
ok
Ice> SYMOUT NWELL.PADS
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELLNAME : NWELL TESTDEVICES.CIF
DESCRIPTION: This cell contains the alignment marks, resolution
targets, and test devices for the nwell bipolar process. It is
250 micrometers wide along the left side and 300 micrometers high
along the bottom. The cell contains alignment marks, small npn,
small pnp, 3000ohm resistor, large npn transistor "resolution
'target.
CELL SIZE: 200 BY 4000 AND 300 BY 4000 micrometer
^CELL PLACEMENT: This cell must be placed at the origin x,y (0,0)
LAYOUT :
(X, Y) = 4000 4000 (dX, dY) =
r3N :-fcLjdSI -if WM
ok
Ice> SYMOUT NWELL-TESTDEVICES
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_10PAD .CIF
DESCRIPTION:
This Is a standard 10 pad metal layout for use with a probe card
CELL SIZE: g00 x 300 microns
CELL PLACEMENT:
OTHER INFORMATION:
LAYOUT :
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_CNTRESX .CIF and NWELL_RPLSXXX . CIF
DESCRIPTION:
These are contact resistance and Split-cross structure
for the base or emitter levels.
CELL SIZE: 350 x 350 Bicrons contact, 750 x750 Splitcross
CELL PLACEMENT:
OTHER INFORMATION:
The emitter contact structure is NWELL_CNTRESE.CIF
The base contact structure is NWELL_CNTRESB.CIF
The emitter Splitcross is NWELL_RPLSEMITTER.CIF
The base Splitcross is NWELL RPLSBASE.CIF
LAYOUT :
I i
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: MWELL_CURMIR .CIF
DESCRIPTION:
Attach Vcc to top left contact cut. Attach Vee to guardrlng.
Mirror current lead runs through aiddle of resistor.
CELL SIZE: 380 x 510 aicrons
CELL PLACEMENT:
OTHER INFORMATION:
This is a current mirror designed as 200 nicroamp current source
SCHEMATIC
LAYOUT
VCC *5 V
R1 <46.5 K
.mirror
vee- v
ivec
DjlI!
M
D
D
CZI
D
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_DARLINGTON.CIF
DESCRIPTION:
This is an NPN Darlington circuit and is used
for high gain applications.
CELL SIZE: 180 x 210 microns
CELL PLACEMENT:
Guardrings can overlap other guardrings
OTHER INFORMATION:
It is formed from two cascaded NPN transistors
SCHEMATIC LAYOUT
Vcc
Out
;
D | D
1 I 1=3
DD
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
H-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_DIFFAMP .CIF
DESCRIPTION:
This circuit is a differential amplifier with pull-up resistors
CELL SIZE: 470 x 470 Bicrons
CELL PLACEMENT:
The positive supply voltage is on far right side of cell
OTHER INFORMATION:
The pull-up resistors are 25kohm base and the transistors
are NPN
SCHEMATIC LAYOUT
vcc
mLT>R*
VOUT
Toi Q2 -VIN
IEE
VEE
D
D
D
D
M P D
?
U
D
?
D
D
D
0
D
\ 'i
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: HWELL_IILNORAND.CIF
DESCRIPTION:
Th is is a two input dual function nor
/and gate
CELL SIZE: 350 x 400 aicrons
CELL PLACEMENT:
OTHER INFORMATION:
The aiddle output is the NOR function
The two other outputs are both the AND function
SCHEMATIC LAYOUT
D
DL. D
i
D
Dr-i D
i
D
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: *WELL_JFET.CIF
DESCRIPTION:
This is a Junction Field Effect Transistor
CELL SIZE: 130 x 160 aicrons
CELL PLACEMENT:
Guardring can overlap othe guardlngs
OTHER INFORMATION:
Gate is long diffusion in center of cell
SCHEMATIC LAYOUT
J
n 1 1
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ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME:
NVtEH._NMOS.ClP
DESCRIPTION:
This is an NMOS transistor circuit located inside and N-well
CELL SIZE:
90 x 150 aicrons
CELL PLACEMENT: Tne _etal overlaps both sides of the gate region
for either side access
OTHER INFORMATION:
SCHEMATIC LAYOUT
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_.OPAMP.CIF
DESCRIPTION:
Operational amplifier using two cascaded differential amplifiers
and pull-up resistors
CELL SIZE: 2000 um by 1200 um
CELL PLACEMENT:
OTHER INFORMATION:
Gain is designed for 3600 in
full differential mode
SCHEMATIC LAYOUT
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ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_OUTSTAGE .CIF
DESCRIPTION:
This is an AB output stage
CELL SIZE: 400 x 500 nicrons
CELL PLACEMENT:
OTHER INFORMATION:
Attach positive supply to collector below Vcc symbol
and Vee to guard ring. Ibias and input leads overlap
guardring near lettering. Output is far right aetal trace,
SCHEMATIC LAYOUT
veo a y
VOUT
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ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL. PINCHXXX. CIF
DESCRIPTION:
Various pinch resistors, for high resistance uses
CELL SIZE:
CELL PLACEMENT:
OTHER INFORMATION:
SCHEMATIC
LAYOUT
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_PNPLATX.CIF
DESCRIPTION:
Lateral pnp transistors
CELL SIZE: 200 um by 130 um
CELL PLACEMENT:
OTHER INFORMATION:
X defines the lithoqraphic basewidth (6,7,8,9,10 um)
SCHEMATIC LAYOUT
J
\
D
D
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_SMALLNPN .CIF
DESCRIPTION:
This is a ainiaum geometry NPN vertical transistor with N-well
Isolation and p-type guard ring.
CELL SIZE: 180 x 110 alcrons
CELL PLACEMENT:
OTHER INFORMATION:
Beta = 100, BVceo=15 volts, Va=-90 volts, High level injection
current limit is approximately 1 milliamp
SCHEMATIC LAYOUT
J
"l
ROCHESTER INSTITUTE OF TECHNOLOGY - MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELLNAME: NWELL SMALLPNP.CIF
DESCRIPTION: This is a minimum area PNP lateral transistor with
n-well and p-type guard ring.
CELL SIZE: 150 BY 190 micrometer
CELL PLACEMENT: Outer p-type guard ring can overlap with other
cell guard rings.
LAYOUT:
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: E&LJXXOHMB. CIF
DESCRIPTION:
"0"^".,*%" J^elV"15'0" "th tl>ree "" of layout, and
CELL SXZE: J J^^ ...^J ^-x^O.^O x ,0. SXO x ,0
CELL PLACEMENT:
OTHER INFORMATION:
Resistor values are 3500. 5k, 6k, 7k, 9500. 16k, 18k,
22k, 25k, and 46500 ohms in order of cell geometry sizes.
The XXX in cellname is replaced with verbatim resistor value
SCHEMATIC LAYOUT
0
<0
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ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_XXXOHME .CIF
DESCRIPTION:
These are emitter level resistors
CELL SIZE: 50 x 70 um, 90 x 40 um , 130 x 30 um , 200 x 30 um , 330 x30 um
CELL PLACEMENT:
OTHER INFORMATION:
Values are 1, 10, 50, 100, and 200 ohms. The values
replace the XXX in the cell names.
SCHEMATIC LAYOUT
R1 D D
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ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
CELL NAME: NWELL_VERTPNP .CIF
DESCRIPTION:
Th is is a aininum geometry vertical PNP substrate
transistor
CELL SIZE: 90 x 150 aicrons
CELL PLACEMENT: The collector ls tne guardring
always Vee voltage.
OTHER INFORMATION:
Collector voltage is
Beta=40, BVceo= >30 volts, Va >200 volts
SCHEMATIC
LAYOUT
-1
ROCHESTER INSTITUTE OF TECHNOLOGY
DEPARTMENT OF MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAt
DIFFERENTIAL AMPLIFIER DESIGN EXAMPLE
FOR THE
RIT N-WELL BIPOLAR PROCESS

11 2 3
E 7 08 8
04 5 8
05 1 1
#*#***>*1B-JAN-91 ***??* SPICE 2G.5 (10AUG81) ****#*14 :27 : 03*****
i. a DIFFAMP CHARACTERISTICS
** INPUT LISTING TEMPERATURE = 27.000 DEG C
A. LA PIETRA 8/17/90
i RIT N-WELL BIPOLAR
4 MODI
6 MODI
9 MODI
9 MODI
10 MODI
06 11 11 12 MODI
07 12 12 13 MODI
08 13 8 9 MODI
9 1 11 14 MODI
310 14 13 9 MODI
,lnOEL M0D1 NPN IS=5.8649E-14 NF=1.0639 ISE=5. 125E- 14 NE=1.591
I =160 VAF=75 RC=2E3 RE=8.0 IKF=.BE-3 VJE=.9B7 VJC=.753
?( 3=.662 TF=.336E-9
i/CC 1 O 5
VEE 9 0-5
i/IN 3 0
Cl 1 2 25K
?C2 1 7 25K
?E1 4 5 10K
*E2 6 5 10K
*B 1 8 46. 5K
*S 10 11 5.5K
?RL 14 0 8.33K
,DC VIN -5 5 .5
.PRINT DC V(7)
PLOT DC V(7)
WIDTH 0UT =80
END
#*****18-JAN-91 ******* SPICE 2G.5 (10AUG81) **#****14:27:03*****
i
l l DIFFAMP CHARACTERISTICS
*** BJT MODEL PARAMETERS TEMPERATURE = 27.000^ DEG C
#?**??**?****?*?#**???*????*?*??#***????******
MODI
[YPE NPN
15 5.86D-14
IF 160.000
IF 1.064
IAF 7.50D+01
IKC 8.00D-04
[\ 5.12D-14
1 .591
)R 1.000
JR 1.000
IE 8.000
\C 2000.000
13 E 0.987
\F 3.36D-10
/JC 0.753
/JS 0.662
)t#**i8-JAN-91 **?*?** SPICE 26.5 (10AUG81) ******#14 :27:03*****
i *i DIFFAMP CHARACTERISTICS
i**# DC TRANSFER CURVES TEMPERATURE = 27.000 DEG C
(***???#***?*****??**##????#?##?*??
JW V(7)
I5.000E+00
4.500E+00
4.000E+00
3.500E+00
-3. 000E+00
2. 500E+00
?2. 000E+00
1.500E+00
1.000E+00
5.000E-01
0 000E+00
00E-01
I DOE+00
1.500E+00
2.000E+00
2.500E+00
3.000E+00
3.500E+00
4.000E+00
4.500E+00
5.000E+00
1.149E-02
1.149E-02
1.149E-02
1.149E-02
1.149E-02
1.149E-02
1.530E-01
7.044E-01
1.2B7E+00
1.877E+00
2.469E+00
3.062E+00
3.653E+00
4.234E+00
4.791E+00
5.000E+00
5.000E+00
5.000E+00
5.000E+00
5.000E+00
5.000E+00
******18-JAN-91 ******* 6PICE 2G.5 ( 10AUG81 ) *******14:27:03*****
i
Pv e. DIFFAMP CHARACTERISTICS
*** DC TRANSFER CURVES TEMPERATURE = 27.000 DEG C
HHt************#*******#****************^
VIN
5.000D+00
.500D+00
4.000D+00
3.500D+00
3.000D+00
2.500D+00
2.000D+00
L.500D+00
1.000D+00
5 OO0D-01
00D+00
1 X>D-01
L.000D+00
L.500D+00
2.000D+00
2.500D+00
3.000D+00
3.500D+00
1.000D+00
^500D+00
5.000D+00
V(7)
0.000D+00 2.000D+00 4.000D+00 6.000D+00 8.000D+00
1.149D-02
1.149D-02
1.149D-02
1.149D-02
1.149D-02
1.149D-02
1.530D-01
7.044D-01
1.287D+00
1.B77D+00
2.469D+00
3.062D+00
3.653D+00
4.234D+00
4.791D+00
5.000D+00
5.000D+00
5.000D+00
5.000D+00
5.000D+00
5.000D+00
JOB CONCLUDED
TIME PAGE DIRECT BUFFERED
CPU ELAPSED FAULTS I/O I/O
0: 0.98 0: 0: 3.09 214 10 1
TOTAL JOB TIME 0.98
OUT 2
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ROCHESTER INSTITUTE OF TECHNOLOGY
DEPARTMENT OF MICROELECTRONIC ENGINEERING
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
SUPREM SIMULATIONS
FOR THE
RIT N-WELL BIPOLAR PROCESS
*** SUPREM-3
*** Version C, Revision 8920 ***
*** Copyright (C) 1964,1985,1986,1987,1988,1989. ***
*** Technology Modeling Associates, Inc. ***
*** All Rights Reserved ***
3-DEC-90 10:42:14
Sta-ements input from -file mm30.m
Tit ie
Comment
RIT N-well Bipolar Electrical Simulation
Anarew La Pietra
4, Initialize
Initialize tne silicon substrate.
nIOO; silicon Boron=3el5
ThicKness=10. aX=.075 XdX=.75 Spaces=100
. LOHiment
. Diffusion
Field Oxide for implant
Temperature^ 1 100 Time=25 Wet02
6 ,
Lomitient
Etch
Etch wmoows in oxide for implant
Ox ide
7 .
10.
1 i .
12.
13.
14.
LOtnmer.t
impiant
Diffusion
Diffusion
$Print
SPiot
I mp I
am-
ana orive-m the Phosphorous layer.
Phosphor Bose=8el2 Energy=110
Temper ature: 1 150 Time=460 DryD2
Temperature^ 1 150 Time=2400
Layer
Chemical
15.
lo.
. womment
. Etcn
Etch off the oxide formed aurmg implant
Oxide
17 . . . Comment
15 . . . Diffusion
Boron Predepostlon for base
Temperature=600 Time=30 t.rate=5.0 SS. Boron
19. . . Comment
20. . . Diffusion
Boron Preoepostion for base
Temperature=950 Time=35 t.rate=0.0 SS. Boron
2l . . . Comment
. Diffusion
Boron Preoepostion for base
Temperature=950 Time=30 t.rate=-5.0 SS. Boron
Comment
Diffusion
This is the LTD step to reduce base diffusion damage
Temperature=750 Time=25 Wet02
Z6.
comment
Etch
Removal of B5S
Ox ide
<- 1 ,
28.
29,
Comment
Diffusion
Boron Drive-in plus field oxidation for phos. diff
Temperature: 1 150 Time=30 Wet02
~~~
--erature: 1 150 Time = 30 Bryu2
51 -
33 ,
(
3e>.
37.
JO.
39.
40.
41.
4J.
44 .
45.
46.
47.
45.
cu,..' v a j. i u r e.n j. i i e r u J. ; i us i_- i <
ttcn
Comment
Diffusion
Comment
Diffusion
Comment
Diffusion
Comment-
Etch
Comment
Diffusion
Comment
Etch
Print
Plot
Plot
Savef lie
Stop
u x lOc
Phos. Preoepostion for emitter
TempersTure=60u Time=30 t.rate=5.0 BS.phosp
Phos. Predepostlon for emitter
Temperature=950 Time=30 t.rate=0.0 SS.phosp
Phos. Predepostlon for emitter
Temperature=950 Time=30 t.rate=-5.0 SS.phosp
Removal of PB5
~" ~
Oxiae .
Phos. drive-in and CC mask
Temperature=l050 Time=20 Wet02
CC opening
Oxide
Layers
Chemical Active boron phosphorous bottom=lE15
t o p = 1 E 2 0
Chemical Active boron phosphorous bottom=lE15
top=lE20 Device=hp7550
Structure F ile=f ourelec . in
nput line # 4
Coefficient data group read
-*: S3C0F0
: 1-Aljl=-90 15:54:43
Documentation from data file:
5iJPREr*i-3 Revision 6920 coefficient initialization
darning numder 45 detected in line numoer 24
The temperature specified was less than BOO oegrees Celsius.
The default Diffusion and oxidation coefficients are not reliable
below this temperature.
darning number 216 detectea in line numoer 39
The top layer of the structure does not contain the material for
which an etch was specified. No etch has been performed.
\i-weil Bipolar Electrical Simulation(M-wei
penin
latenal layer information
input line # 44
layer material thickness dx xdx top bottom orientation
no. ( um ) ( um ) ( um ) node node or grain size
1 silicon 9.2212 0.0750 0.00 409 500 <100>
Integrated Dopant i#/cm**2)
ayer Net Sum
no. active chemicai active chemical
1 4.9941E+15 5.6885E+15 5.1995E+15 5.8939E+15
sum 4.9941E+15 5.o5S5E-H5 5.1995E+15 5.8939E+15
Integrated Dopant (fc/cm**2)
.ayer boron phosphorus
no. active cnemical active chemical
i 1.0269E+14 1.02o9E+14 5 . 09to6E+ 15 5.7912E+15
sum 1.0269E + 14 1.0269E->-l4 5.0968E + 15 5.7912E + 15
Boundary Locations and Integrated Dopant
Concentrations for Each Diffused Region
' r region type top bottom net sum
no. aepth depth active Qd chemical Qd
( um; (um) (#/cm*+2) (#/cm**2)
1 4 n 0 . 0000 1 .3868 5.0011E+15 5.B710E+15
l 3 P 1 .3685 2.7244 8.3246E+12 1 .7286E+13
1 i- n 2.7244 7.3505 1.5369E+12 4.6771E+12
1 1 P 7.3505 9.2212 1 . 1446E+11 9.990BE+11
'** END SUPREM-3 ***
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ROCHESTER INSTITUTE OF TECHNOLOGY
DEPARTMENT OF MICROELECTRONIC ENGINEERING -
N-WELL BIPOLAR INTEGRATED CIRCUIT DESIGN MANUAL
FACTORY SEQUENCE AND PROCESS STEP LIST
FOR THE
RIT N-WELL BIPOLAR PROCESS
ROCHESTER INSTITUTE OF TECHNOLOGY
MICROELECTRONIC ENGINEERING DEPARTMENT
QUALIFIED OPERATIONS LIBRARY
Revision Date: 12/08/89
Document Title: OPLIB.RNO
Location VAXD Account: 635DEPT2 Directory: .OPLIB
OP- CODE DESCRIPTION
BNACT P Type Planar Source
Diffusion - Activation
CLE01 MTI Scrub and RCA Clean
CLE02 RCA Clean
CVD01 Polysilicon Deposition
DET01 4-pt. Probe Test of Diffused
Layers on Step Etched Wafer
DET02 4-pt. Probe Test of Diffused
Layers on Control Wafer
DIF01 P Type Diffusion (Predep.
1100 C, 13 min. )
DIF01B P Type Diffusion (Predep.
1000 C, 20 min. )
DIF02 P Type Diffusion and Quick
Oxide Growth
(source= boron B-150)
JIF03 N Type Planar Source Diffusion-
Predeposit
DIF04 P Type Planar Source Diffusion-
ETC01 Control Wafer Step Etch
ETC02 Oxide Etch until Pull Dry
ETC03 Diff., Thin ox., or CC.
Oxide Etch
ETC04 Paint Resist Stripes on a
Step-Etched Wafer
ETC05 Aluminum Etch
ETC06 Oxide Etch w/out Resist Removal
ETC07 Resist Strip
ETC08 Plasma Etching of Polysilicon
ETC09 Plasma Etching of Silicon Nitride
GRV01 Groove and Stain for
Junction Depth
HOLD Engineering Hold Step
IDN01 Wafer ID Scribing, and 4-pt.
Probe
IMP01 Dopant Implantation
MAS01 Create paper tape of MANN
file
MAS02 Generation of reticle on
MANN Pattern Generator
MAS03 Generation of Mask on
Photorepeater, with RIT
Required Information
Time and Temp.
Time and Temp.
Time and Temp.
Aprox. Oxide thickness
Aprox. oxide thickness
ETC (01 or 02) Data
Orient., Type, Resistivity
Name and loc. of MANN file
Name of MANN file
Name Mann file and lay. name
MAS04
MET01
NANO
OXIOl
OXI02
0X103
0X104
0X105
0X106
0X108
PATGEN
PHACT
PHL01
PHL02
^HLOS
PIM01
SIN01
TES01
test die stepped in
Generation of Mask on
Photorepeater, w/out RIT
test die stepped in
Al Evaporation Deposition
Film Thickness Measurement
Wet Oxide - 5000 Angstroms
Dry Oxide - 600 Angstroms
Dry Oxide - 600 Angstroms and
Anneal
Wet Oxide
Dry Oxide and Anneal
Dry Oxide and Anneal using
TCA Gettering
Post Implant Anneal
Generation of reticle on
MANN 3000 Pattern Generator
N Type Planar Source
Diffusion - Activation
Kodak 820 Resist Coat and
Exposure.
Kodak 820 Resist Coat and
and Exposure for Metal
Patterning.
KTI-820 Resist Coat and
Exposure (GCA Stepper)
Polyimide Processing
Wafer Sinter
Parameter Analyzer Testing
of Fabricated Devices
Name Mann file and lay- name
Number of Pellets
Time, Temp, 02 Flow Rate and
Approximate Thickness
Time, Temp, 02 Flow Rate and
Approximate Thickness
Time, Temp, 02 Flow Rate and
Approximate Thickness
Time, Temp, 02 Flow Rate and
Approximate Thickness
Mask Number and Name
Mask Number and Name
Mask Number and Name
Operation Code Key
CLE - - Cleaning MAS - Mask Making
DIF - - Diffusion MET - Metallization
END - - Finished 0X1 - Oxide
ENG - - Engineering Request PHL - Photolithography
ETC - - Etch Oxide and Metal SIN - Sintering
IDN - - Identification Step TES - Testing
ROCHESTER INSTITUTE OF TECHNOLOGY
ceTAn
DEPARTENT OF MICROELECTRONIC ENGINEERING
ESTABLISHING AN N-WELL BIPOLAR FABRICATION SERVICE AT RIT
APPENDIX 4.2
OPERATIONAL AMPLIFIER
DC AND AC SPICE SIMULATIONS
***** 2-JAN-91 ******* SPICE 2G.5 (10AUG61) ******* 12 : 01 : 39* *** *
Z OPAMP CHARACTERISTICS
** INPUT LISTING TEMPERATURE = 27.000 DEG C
*****************************************************************;****
A. LA PIETRA 8/17/90
RIT N-WELL BIPOLAR
2 3 6 MODI
5 0 6 MODI
12 7 MODI
9 8 10 MODI
11 15 10 MODI
10 12 13 MODI
8 12 13 MODI
6 12 13 MODI
12 12 13 MODI
0 1 5 14 MODI
1 15 12 13 MODI
2 1 9 16 MODI
3 17 17 18 MODI
18 18 19 MODI
19 12 13 MODI
6 1 17 20 MODI
7 13 19 20 M0D2
ODEL MODI NPN IS=5 . 8649E- 14 NF=1.0639 ISE=5 . 125E-14 NE=1.591
BF=160 VAF=75 RC=2E3 RE=8.0 IKF=.8E-3 VJE=.987 VJC=.753 RB=585
VJS=.662 TF=.336E-9 CJS=2 . 9629E-12 CJC=1 . 7201E-12 CJE=1 . 4711E- 12
ODEL M0D2 PNP BF=40 VA=100 RC=2.5K CJE=1 . 7201E-12 CJC=2 . 9629E-12
RC = 2E3
C 1 0 5
E 13 0 -5
N 3 0
112 25K
2 15 25K
3 19 25K
4 1 11 25K
IAS 1 12 46. 5K
17 8 18K
2 14 15 18K
3 16 17 7K
PTIONS LIMPTS=5000
C VIN -.005 .005 .0005
LOT DC V(20)
IDTH OUT=80
ND
****** 2-JAN-91 ******* SPICE 2G.5 (10AUG81) ******* 12 : 01 : 39* *** *
( ii OPAMP CHARACTERISTICS
>* BJT MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
**********************************************************************
MODI M0D2
NPN PNP
5.86D-14 1.00D-16
160.000 40.000
1.064 1.000
7.50D+01 1.00D+02
8.00D-04 O.OOD+OO
5.12D-14 O.OOD+OO
1.591 1.500
1.000 1.000
1.000 1.000
585.000 0.000
8.000 0.000
2000.000 2000.000
1.47D-12 1.72D-12
0.987 0.750
3.36D-10 O.OOD+OO
1.72D-12 2.96D-12
0.753 0.750
2.96D-12 O.OOD+OO
0.662 0.750
****** 2-JaH-OI ******* SPICE 2G.5 (iOAUGSi) ******* 12 : 01 : 39* ** **
** *
******************************************************************;****
( L OPAMP CHARACTERISTICS
DC TRANSFER CURVES TEMPERATURE 27.000 DEG C
VIN
5.000D-03
4.500D-03
4.000D-03
3.500D-03
3.000D-03
2.500D-03
000D-03
500D-03
000D-03
000D-04
OOOD+00
)0D-04
U00D-03
500D-03
000D-03
500D-03
000D-03
500D-03
000D-03
500D-03
000D-03
V(20)
-4. OOOD+00 2. OOOD+00 0. OOOD+00 2. OOOD+00 4.000D+0C
2.341D
JOB CONCLUDED
TIME PAGE DIRECT BUFFERED
CPU ELAPSED FAULTS I/O I/O
0: 1.56 0: 0: 2.23 112 8 1
TOTAL JOB TIME 1.56
****** 2-JAH-91 ******* SPICE 2G.5 (10AUG81) ****** *12 : 19 : 30* *** *
PICE OPAMP CHARACTERISTICS
INPUT LISTING TEMPERATURE = 27.000 DEG C
I**t*4****t*14**t*t4****ut**4iltti**t**jm*j***t****tlt*4*ttli***
A. LA PIETRA 8/17/90
RIT N-WELL BIPOLAR
AC CHARACTERISTICS - COMPENSATION
(12 3 6 MODI
|2 5 0 6 MODI
13 1 2 7 MODI
14 9 8 10 MODI
5 11 15 10 MODI
6 10 12 13 MODI
|7 8 12 13 MODI
|8 6 12 13 MODI
|9 12 12 13 MODI
110 1 5 14 MODI
111 15 12 13 MODI
112 1 9 16 MODI
113 17 17 18 MODI
|14 18 18 19 MODI
115 19 12 13 MODI
I? 1 17 20 MODI
11 13 19 20 M0D2
MODEL MODI NPN IS=5 . 8649E-14 NF=1.0639 ISE=5. 125E-14 NE=1.591
( BF=160 VAF=75 RC=2E3 RE=8.0 IKF=.8E-3 VJE=.987 VJC=.753 RB=585
t VJS=.662 TF=.336E-9 CJS=2 . 9629E-12 CJC=1 . 7201E-12 CJE=1 . 4711E-12
.MODEL M0D2 PNP BF=40 VA=100 RC=2.5K CJE= 1 . 7201E-12 CJC=2 . 9629E-12
RC=2E3
FCC 1 0 5
WE 13 0 -5
'JIM 3 0 AC 5
ilCl 1 2 25K
IC2 1 5 25K
IC3 1 9 25K
IC4 1 11 25K
IBIAS 1 12 46. 5K
IS1 7 8 18K
RS2 14 15 18K
RS3 16 17 7K
CC0MP1 2 9 310E-12
.AC DEC 10 1 100MEG
OPTIONS LIMPTS=5000
.PRINT AC VDB(15) VP(15)
.PLOT AC VDB(15) VP(15)
WIDTH 0UT =80
.END
****** 2-JAN-91 ******* SPICE 2G.5 (10AUG81) ******* 12 : 19 :
30* *** *
PICE OPAMP CHARACTERISTICS
BJT MODEL PARAMETERS TEMPERATURE = 27.000 DEG C
**********************************************************************
MODI M0D2
NPN PNP
5.66D-14 1.00D-16
160.000 40.000
1.064 1.000
7.50D+01 1.00D+02
8.00D-04 O.OOD+OO
5.12D-14 O.OOD+OO
1.591 1.500
1.000 1.000
1.000 1.000
585.000 0.000
8.000 0.000
2000.000 2000.000
1.47D-12 1.72D-12
0.987 0.750
3.36D-10 O.OOD+OO
1.72D-12 2.96D-12
0.753 0.750
2.96D-12 O.OOD+OO
0.662 0.750
****** 2-JAN-91 ******* SPICE 2G.5 (10AUG81) ******* 12 : 19 : 30*** * *
PICE OPAMP CHARACTERISTICS
SMALL SIGNAL BIAS SOLUTION TEMPERATURE = 27.000 DEG C
I*********************************!***********************************
ODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
D 5.0000 ( 2) 2.4532 ( 3) 0.0000 ( 5) 2.4532
6) -0.5886 ( 7) 1.8417 ( 8) -1.7561 ( 9) 2.5063
10) -2.3433 ( 11) 2.5462 ( 12) -4.3884 ( 13) -5.0000
14) 1.8417 ( 15) -1.7561 ( 16) 1.8945 ( 17) 0.4860
18) -0.1270 ( 19) -0.7400 ( 20) -0.0615
VOLTAGE SOURCE CURRENTS
NAME CURRENT
VCC -1.226D-03
VEE 1.227D-03
VIN -7.632D-07
TOTAL POWER DISSIPATION 1.23D-02 WATTS
****** 2-JAN-91 ******* SPICE 2G.5 (10AUG61) ******* 12 : 19 : 30* *** *
PICE OPAMP CHARACTERISTICS
OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEG C
**********************************************************************
BIPOLAR JUNCTION TRANSISTORS
Ql Q2 Q3 Q4 Q5 Q6 Q7
MODI MODI MODI MODI MODI MODI MODI
7.63E-07 7.63E-07 1.63E-06 7.28E-07 7.28E-07 1.64E-06 1.64E-06
1.00E-04 1.00E-04 1.98E-04 9.81E-05 9.81E-05 1.98E-04 1.99E-04
0.589 0.589 0.611 0.587 0.587 0.612 0.612
-2.453 -2.453 -2.547 -4.262 -4.302 -2.045 -2.632
3.042 3.042 3.158 4.850 4.890 2.657 3.244
131.344 131.344 121.514 134.830 134.898 120.655 121.581
3.28E-03 3.28E-03 6.03E-03 3.23E-03 3.23E-03 6.01E-03 6.06E-03
3.74E+04 3.74E+04 1.73E+04 3.92E+04 3.92E+04 1.73E+04 1.73E+04
5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02
7.71E+05 7.71E+05 3.89E+05 8.06E+05 8.06E+05 3.88E+05 3.88E+05
3.07E-12 3.07E-12 4-02E-12 3.05E-12 3.05E-12 4.01E-12 4.03E-12
1.09E-12 1.09E-12 1.10E-12 9.32E-13 9.30E-13 1.17E-12 1.09E-12
O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO
2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12
122.763 122.763 104.624 126.575 126.639 103.828 104.630
1.26E+08 1.26E+08 1.87E+08 1.29E+08 1.29E+08 1.85E+08 1.88E+08
Q8 Q9 Q10 Qll Q12 Q13 Q14
MODI MODI MODI MODI MODI MODI MODI
1.64E-06 1.79E-06 1.63E-06 1.64E-06 1.65E-06 1-98E-06 1.98E-06
2.02E-04 1.92E-04 1.98E-04 1.99E-04 2.00E-04 1.99E-04 1.99E-04
0.612 0.612 0.611 0.612 0.612 0.613 0.613
-3.800 0.000 -2.547 -2.632 -2.494 0.000 0.000
4.411 0.612 3.158 3.244 3.105 0.613 0.613
123.422 107.025 121.514 121.581 121.270 100.414 100.414
6.14E-03 5.84E-03 6.03E-03 6.06E-03 6.07E-03 6.03E-03 6.03E-03
1.73E+04 1.73E+04 1.73E+04 1.73E+04 1.72E+04 1.66E+04 1.66E+04
5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02 5.85E+02
3.88E+05 1.34E+05 3.89E+05 3.88E+05 3.86E+05 9.04E+04 9.04E+04
4.06E-12 3.96E-12 4.02E-12 4.03E-12 4.03E-12 4.02E-12 4.02E-12
9.79E-13 2.17E-12 1.10E-12 1.09E-12 1.11E-12 2.20E-12 2.20E-12
O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO O.OOE+OO
2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12 2.96E-12
106.225 101.038 104.624 104.630 104.295 99.813 99.813
1.94E+08 1.52E+08 1.87E+0B 1.88E+08 1.88E+08 1.54E+08 1.54E+08
Q15 Q16 017
(DEL M0D2
1 1.64E-06 1.89E-07 -6.17E-07
; 2.02E-04 2.61E-05 -2.57E-05
IE 0.612 0.548 -0.678
\C -3.648 -4.514 4.260
:e 4.260 5.062 -4.938
7 'DC 123.181 137.922 41.684
( 6.13E-03 9.22E-04 9.93E-04
1 1.73E+04 1.53E+05 4.20E+04
r
i 5.85E+02 5.85E+02 O.OOE+OO
) 3.88E+05 3.04E+06 4.05E+06
>I 4.05E-12 2.23E-12 2.74E-12
IU 9.91E-13 9.08E-13 1.59E-12
iX 0.00E+00 O.OOE+OO O.OOE+OO
:s 2.96E-12 2.96E-12 O.OOE+OO
JTAAC 106.015 141.425 41.673
f 1.93E+08 4.68E+07 3.65E+07
i***** 2-JmN-91 ******* SPICE 2G.5 (10AUG61) ******* 12 : 19 : 30* *** *
>ICE OPAMP CHARACTERISTICS
( AC ANALYSIS TEMPERATURE = 27.000 DEG C
*********************************************************************
FREQ VDB(15) VP(15)
L.OOOE+00 4.206E+01 3.189E-02
1.259E+00 4.206E+01 4.015E-02
1.585E+00 4.206E+01 5.054E-02
1.995E+00 4.206E+01 6.363E-02
2.512E + 00 4.206E+01 8.010E-02
3.162E+00 4.206E+01 1.008E-01
3.981E+00 4.206E+01 1.269E-01
5.012E+00 4.206E+01 1.598E-01
6.310E+00 4.206E+01 2.012E-01
7.943E+00 4.206E+01 2.533E-01
1.000E+01 4.206E+01 3.188E-01
1.259E+01 4.206E+01 4.013E-01
1.585E+01 4.206E+01 5.051E-01
1.995E+01 4.207E+01 6.356E-01
2.512E+01 4.207E+01 7-997E-01
? S2E+01 4.207E+01 1.006E+00
3 81E+01 4.207E+01 1.265E+00
5.012E+01 4.208E+01 1.588E+00
6.310E+01 4.209E+01 1.992E+00
7.943E+01 4.211E+01 2.494E+00
1.000E+02 4.214E+01 3.111E+00
1.259E+02 4.218E+01 3.862E+00
1.585E+02 4.224E+01 4.757E+00
1.995E+02 4.234E+01 5.790E+00
2.512E+02 4.248E+01 6.926E+00
3.162E+02 4.267E+01 8.084E+00
3.961E+02 4.293E+01 9.126E+00
5.012E+02 4.324E+01 9.878E+00
6.310E+02 4.359E+01 1.018E+01
7.943E+02 4.394E+01 9.952E+00
1 .000E+03 4.426E+01 9.244E+00
1.259E+03 4.453E+01 8.197E+00
1.585E+03 4.474E+01 6.985E+00
1.995E+03 4.489E+01 5.755E+00
2.512E+03 4.500E+01 4.595E+00
3.162E+03 4.507E+01 3.548E+00
3.981E+03 4.512E+01 2.618E+00
5.012E+03 4.515E+01 1.788E+00
6.310E+03 4.517E+01 1.035E+00
7-943E+03 4.518E+01 3.261E-01
3 ^OOE+04 4.518E+01 -3.702E-01
I 59E+04 4.519E+01 -1.089E+00
1.585E+04 4.519E+01 -1.867E+00
1.995E+04 4.519E+01 -2.744E+00
2.512E+04 4.519E+01 -3.768E+00
3.162E+04 4.518E+01 -4.991E+00
3.981E+04 4.517E+01 -6.478E+00
5.012E+04 4.515E+01 -8.307E+00
r i *^ ri . r\ i nn . I1- i
1.000E+05 4. 501E+01 -1. 687E+01
1.259E+05 4. 491E+01 -2. 121E+01
1.585E + 05 4. 474E+01 -2. 656E+01
L.995E + 05 4. 449E+01 -3. 311E+01
&.512E + 05 4. 411E+01 -4. 104E+01
3.162E + 05 4. 355E+01 -5 049E+01
( '31E+05 4. 275E+01 -6. L51E+01
5VO12E+05 4. 164E+01 -7 409E+01
6.310E+05 4. 015E+01 -8. 812E+01
7.943E+05 3. 820E+01 -1 034E+02
1.000E+06 3. 568E+01 -1 196E+02
1.259E+06 3 245E+01 -1 358E+02
1.585E+06 2. 842E+01 -1 505E+02
1.995E+06 2 361E+01 -1 .609E+02
2.512E+06 1 839E+01 -1 639E+02
3.162E+06 1 .366E+01 -1 . 584E+02
3.981E+06 1 026E+01 -1 502E+02
5.012E+06 7 .740E+00 -1 .468E+02
6.310E+06 5 .296E+00 -1 .485E+02
7.943E+06 2 .614E+00 -1 . 537E+02
1.000E+07 -4 .107E-01 -1 .613E+02
1.259E+07 -3 .871E+00 -1 .708E+02
1.585E+07 -7 .882E+00 1 .785E+02
1.995E+07 -1 257E+01 1 671E+02
2.512E+07 -1 .814E+01 1 . 554E+02
3.162E+07 -2 .519E+01 1 .423E+02
3.981E+07 -3 .651E+01 1 .197E+02
5.012E+07 -4 .112E+01 -2 910E+01
6.310E+07 -3 .454E+01 -5 .725E+01
7-943E+07 -3 .324E+01 -7 . 326E+01
1.000E+08 -3 .377E+01 -8 .760E+01
t****** 2-JN-91 ******* SPICE 2G.5 (10AUG81) ******* 12 : 19 : 30* *** *
JpICE OPAMP CHARACTERISTICS
AC ANALYSIS TEMPERATURE 27.000 DEG C
J**** ******************************************************************
JEDEND:
VDB(15)
VP(15)
FREQ VDB(15)
-- -1.000D+02 5.000D+01 O.OOOD+OO 5.000D+01 1.000D+02
+ ) -2.000D+02 -1.000D+02 O.OOOD+OO 1.000D+02 2.000D+02
1. OOOD+00 4 206D+0
1. 259D+00 4. 206D+0
1 585D+00 4 206D + 0
1. 995D+00 4 206D+0
2 512D+00 4 206D+0
3 162D+00 4 206D+0
"81D+00 4 206D + 0
i X2D+00 4 206D+0
6 .310D+00 4 206D+0
7 943D+00 4 206D + 0
1 .000D+01 4 206D + 0
1. 259D+01 4 206D + 0
1 585D+01 4 .206D+0
1 995D+01 4 207D+0
2 .512D+01 4 .207D+0
3 162D+01 4 207D+0
3 .981D+01 4 .207D+0
5 012D+01 4 208D+0
6 .310D+01 4 .209D+0
7 943D+01 4 211D+0
1 .O00D+02 4 .214D+0
1 259D+02 4 218D+0
1 . 585D+02 4 .224D+0
1 995D+02 4 234D+0
2 .512D+02 4 .248D+0
3 162D+02 4 267D+0
3 .981D+02 4 .293D+0
5 012D + 02 4 324D+0
6 .310D+02 4 .359D+0
7. 943D+02 4 394D+0
1 .000D+03 4 .426D+0
1 -'sgD+os 4 .453D+0
/ 35D+03 4 .474D + 0
1 995D+03 4 489D+0
2 .512D+03 4 .500D+0
3 162D+03 4 507D.+ 0
3 .981D+03 4 .512D+0
5. 012D+03 4 515D+0
6 310D+03 4 .517D+0
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
. +
. +
. +
. +
. +
. +
. +
. +
. +
. +
. +
. +
. +
. +
+
+
+
+
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
1.000D+04 4.518D+01
1.259D+04 4.519D+01 .
1.585D+04 4.519D+01
1.995D+04 4.519D+01
2.512D+04 4.519D+01
3.162D+04 4.518D+01
3 Q61D+04
1 .2D+04
fT.3lOD + 04
4.517D+01
4.515D+01
4.512D+01
7.943D+04 4.508D+01
1.000D+05 4.501D+01
1.259D+05 4.491D+01
1.585D+05 4.474D+01
1.995D+05 4.449D+01
2.512D+05 4.411D+01
3.162D+05 4.355D+01
3.981D+05 4.275D+01
5.012D+05 4.164D+01
6.310D+05 4-015D+01
7.943D+05 3.820D+01
1.000D+06 3.568D+01
1.259D+06 3.245D+01
1.585D+06 2.842D+01 +
1.995D+06 2.361D+01 +
2.512D+06 1.839D+01 +
3.162D+06 1.366D+01 +
3.981D+06 1.026D+01 +
5.012D+06 7.740D+00 4
6.310D+06 5.296D+00 +
7.943D+06 2.614D+00 +
1.000D+07 -4.107D-01 +
1.259D+07 -3.871D+00 +
'( 35D + 07 -7.882D+00
1 . .95D + 07 -1.257D+01
2.512D+07 -1.814D+01
3.162D+07 -2.519D+01
3.981D+07 -3.651D+01
B.012D+07 -4.112D+01
6.310D+07 -3.454D+01
7.943D+07 -3.324D+01
1.000D+08 -3.377D+01
JOB CONCLUDED
* +
+ *
*
*
*
*
*
*
*
*
*
*
*;
*-,
*-,
*
*
*
*
*
*
*
*
TIME PAGE DIRECT BUFFERED
CPU ELAPSED FAULTS I/O I/O
0: 2.84 0: 0: 3.99 241 13 2
TOTAL JOB TIME 2.84
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